SSTUB32866BHLF IDT, Integrated Device Technology Inc, SSTUB32866BHLF Datasheet - Page 21

no-image

SSTUB32866BHLF

Manufacturer Part Number
SSTUB32866BHLF
Description
Manufacturer
IDT, Integrated Device Technology Inc
Datasheet

Specifications of SSTUB32866BHLF

Logic Family
SSTU
Logical Function
Registered Buffer
Number Of Elements
1
Number Of Bits
25
Number Of Inputs
25
Number Of Outputs
25
High Level Output Current
-8mA
Low Level Output Current
8mA
Propagation Delay Time
3ns
Operating Supply Voltage (typ)
1.8V
Operating Supply Voltage (max)
1.9V
Operating Supply Voltage (min)
1.7V
Clock-edge Trigger Type
Posit/Negat-Edge
Polarity
Non-Inverting
Technology
CMOS
Frequency (max)
410(Min)MHz
Mounting
Surface Mount
Pin Count
96
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SSTUB32866BHLF
Quantity:
2 002
Part Number:
SSTUB32866BHLFT
Manufacturer:
NXP
Quantity:
3 000
Part Number:
SSTUB32866BHLFT
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Notes:
1 - Guaranteed by design, not 100% tested in production.
2 - PAR_IN leakage current is ±17μA due to weak pull-down resistor. Allows this device to be used as replacement
for SSTUB32864B (has no parity).
3 - Static operating current will be greater than 40mA if both CLK and CLK are pulled HIGH or LOW.
1165A—3/21/07
T
Output Buffer Characteristics
Output edge rates over recommended operating free-air temperature range (See figure 7)
1. Difference between dV/dt_r (rising edge rate) and dV/dt_f (falling edge rate)
Electrical Characteristics - DC
SYMBOL
A
= 0 - 70°C; V
V
I
V
PARAMETER
V
I
DDD
C
DD
I
OH
OL
IK
I
i
dV/dt_Δ
dV/dt_r
dV/dt_f
All Inputs
Standby (Static)
Operating (Static)
Dynamic operating
(clock only)
Dynamic Operating
(per each data input)
1:1 mode
Dynamic Operating
(per each data input)
1:2 mode
Data Inputs
CLK and CLK
RESET
PARAMETERS
1
DD
= 1.8 +/-0.1V (unless otherwise stated)
(2)
(3)
MIN
1
1
V
DD
I
I
I
V
RESET = GND
V
RESET = V
RESET = V
V
CLK and CLK switching
50% duty cycle.
RESET = V
V
CLK and CLK switching
50% duty cycle. One data
input switching at half
clock frequency, 50%
duty cycle
V
V
V
I
OH
OL
I
I
I
I
I
ICR
I
= -18mA
= 1.8V ± 0.1V
= V
= V
= V
= V
= V
= V
= 6mA
= -6mA
= 1.25V, V
IH(AC)
REF
DD
IH(AC)
IH(AC)
DD
or GND
or GND
±350mV
CONDITIONS
or V
or V
or V
DD
DD
DD
,
MAX
,
IL(AC)
I(PP)
IL(AC)
IL (AC)
4
4
1
= 360mV
,
,
,
21
I
O
= 0
UNIT
V/ns
V/ns
V/ns
1.7V
1.7V
1.9V
1.9V
1.8V
V
DD
Advance Information
ICSSSTUB32866B
MIN
1.2
2.5
-5
2
TYP
2.5
39
19
35
MAX
-1.2
100
0.5
3.5
40
5
3
MHz/data
µA/ clock
µA/clock
UNITS
MHz
mA
µA
µA
pF
V

Related parts for SSTUB32866BHLF