SSTUB32866BHLF IDT, Integrated Device Technology Inc, SSTUB32866BHLF Datasheet - Page 12
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
SSTUB32866BHLF
Manufacturer Part Number
SSTUB32866BHLF
Description
Manufacturer
IDT, Integrated Device Technology Inc
Datasheet
1.SSTUB32866BHLF.pdf
(28 pages)
Specifications of SSTUB32866BHLF
Logic Family
SSTU
Logical Function
Registered Buffer
Number Of Elements
1
Number Of Bits
25
Number Of Inputs
25
Number Of Outputs
25
High Level Output Current
-8mA
Low Level Output Current
8mA
Propagation Delay Time
3ns
Operating Supply Voltage (typ)
1.8V
Operating Supply Voltage (max)
1.9V
Operating Supply Voltage (min)
1.7V
Clock-edge Trigger Type
Posit/Negat-Edge
Polarity
Non-Inverting
Technology
CMOS
Frequency (max)
410(Min)MHz
Mounting
Surface Mount
Pin Count
96
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Lead Free Status / RoHS Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SSTUB32866BHLFT
Manufacturer:
NXP
Quantity:
3 000
Company:
Part Number:
SSTUB32866BHLFT
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
2. Device standard (cont'd)
1165A—3/21/07
†
D1•D25 †
PAR_IN †
Q1•Q25
QERR
DCS †
CSR †
CK †
CK †
RST
PPO
After RST is switched from high to low, all data and clock unouts signals must be set and held at valid logic levels (not floating) for
a minimum time of t
Figure 11 — Timing diagram for SSTU32866 used as a single device; C0=0, C1=0;
INACT
max.
RST to PPO
H, L, or X
RST to Q
RST switches from H to L
t RPHL
t RPHL
12
t inact
t RPLH
RST to QERR
H or L
Advance Information
ICSSSTUB32866B