LM93CIMTX National Semiconductor, LM93CIMTX Datasheet - Page 71
![](/photos/31/35/313579/56pin_tssop_sml.jpg)
LM93CIMTX
Manufacturer Part Number
LM93CIMTX
Description
Manufacturer
National Semiconductor
Datasheet
1.LM93CIMTX.pdf
(92 pages)
Specifications of LM93CIMTX
Operating Temperature (max)
85C
Operating Temperature (min)
0C
Operating Temperature Classification
Commercial
Package Type
TSSOP
Mounting
Surface Mount
Pin Count
56
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LM93CIMTX
Manufacturer:
TI/德州仪器
Quantity:
20 000
Company:
Part Number:
LM93CIMTX/NOPB
Manufacturer:
NSC
Quantity:
400
Register
Address
16.0 Registers
16.8.14 Register C9h PWM1 Control 2
C9h
Read/
Write
R/W
7:4
Bit
0
1
2
3
Control 2
Register
PWM1
Name
(Continued)
OVR_DC
Name
EPPL
OVR
PPL
INV
Bit 7
R/W
R/W
R/W
R/W
R/W
R/W
Bit 6
OVR_DC
When set, enables manual duty cycle override for
PWM1.
Invert PWM1 output. When 0, 100% duty cycle
corresponds to the PWM output continuously HIGH.
When 1, 100% duty cycle corresponds to the PWM
output continuously LOW.
Enable PROCHOT PWM1 lock. When set, this bit
causes bound PROCHOT events on PWM1 to trigger
PPL (bit [3]). When cleared, PPL never gets set.
PROCHOT PWM1 lock. When set, this bit indicates
that PWM1 is currently being held at 100% because a
bound PROCHOT event occurred while EPPL (bit [2])
was set. This bit is cleared by writing a zero. Clearing
this bit allows the fans to return to normal operation.
This bit is not locked by the LOCK bit in the LM93
Configuration register.
This field sets the duty cycle that will be used by
PWM1 whenever manual override mode is active.
This field accepts 16 possible values that are mapped
to duty cycles according the table in the Fan Control
section. Whenever this register is read, it returns the
duty cycle that is currently being used by PWM1
regardless of whether override mode is active or not.
The value read may not match the last value written if
another control source is requesting a greater duty
cycle. This field always returns 0h when the PWM1
spin up cycle is active.
Bit 5
71
Bit 4
Description
Bit 3
PL
EPPL
Bit 2
Bit 1
INV
Bit 0
OVR
www.national.com
Default
Value
00h