ISP1160BM01TM STEricsson, ISP1160BM01TM Datasheet - Page 63

no-image

ISP1160BM01TM

Manufacturer Part Number
ISP1160BM01TM
Description
Manufacturer
STEricsson
Datasheet

Specifications of ISP1160BM01TM

Operating Temperature (max)
85C
Operating Temperature (min)
-40C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1160BM01TM
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Philips Semiconductors
Table 46:
[1]
9397 750 13963
Product data
Bit
Symbol
Reset
Access
Bit
Symbol
Reset
Access
X is logic 0 for ISP1160BD and ISP1160BM; X is logic 1 for ISP1160BD/01 and ISP1160BM/01.
HcChipID register: bit allocation
15
R
R
0
7
0
10.5.1 HcChipID register (R: 27H)
10.5 HC miscellaneous registers
Table 45:
Read this register to get the ID of the ISP1160 silicon chip. The higher byte stands for
the product name. The lower byte indicates the revision number of the product
including engineering samples.
Code (Hex): 27 — read
Bit
15 to 7
6
5
4
3
2
1
0
14
R
R
1
6
0
Hc PInterruptEnable register: bit description
Symbol
-
ClkReady
HC
Suspended
Enable
OPR
Interrupt
Enable
-
EOT
Interrupt
Enable
ATL
Interrupt
Enable
SOF
Interrupt
Enable
13
R
R
1
5
1
Rev. 05 — 24 December 2004
Description
reserved
0 — power-up value
1 — enables ClkReady interrupt
0 — power-up value
1 — enables HC suspended interrupt. When the microprocessor
wants to suspend the HC, the microprocessor must write to the
HcControl register. And when all downstream devices are
suspended, then the HC stops sending SOF; the HC is suspended
by having the HcControl register written into.
0 — power-up value
1 — enables the 32-bit operational register’s interrupt (if the HC
requires the operational register to be updated)
reserved
0 — power-up value
1 — enables the EOT interrupt which indicates an end of a
read/write transfer
0 — power-up value
1 — enables ATL interrupt. The time for this interrupt depends on
the number of clock bits set for USB activities in each ms.
0 — power-up value
1 — enables the interrupt bit due to SOF (for the microprocessor
DMA to get ISO data from the HC by first accessing the
HcDMAConfiguration register)
12
R
R
0
4
0
ChipID[15:8]
ChipID[7:0]
11
R
R
0
3
0
Embedded USB Host Controller
10
R
R
0
2
0
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
R
R
9
0
1
1
ISP1160
X
R
R
8
1
0
62 of 88
[1]

Related parts for ISP1160BM01TM