STAC9766XXTAEC1X IDT, Integrated Device Technology Inc, STAC9766XXTAEC1X Datasheet

STAC9766XXTAEC1X

Manufacturer Part Number
STAC9766XXTAEC1X
Description
Manufacturer
IDT, Integrated Device Technology Inc
Datasheet

Specifications of STAC9766XXTAEC1X

Single Supply Voltage (typ)
3.3/5V
Single Supply Voltage (min)
3.135/4.75V
Single Supply Voltage (max)
3.465/5.25V
Package Type
TQFP
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STAC9766XXTAEC1X
Manufacturer:
SIGMATEL
Quantity:
20 000
TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH
STEREO MICROPHONE AND MIC/JACK SENSING
FEATURES
KEY SPECIFICATIONS
IDT™
TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING
This datasheet is for Rev. CC1 Parts and Beyond
High Performance
AC’97 Rev 2.3 Complaint
20-bit Full Duplex Stereo ADC & DACs
Independent Sample Rates for ADC & DACs
5-Wire AC-Link Protocol Compliance
20-bit SPDIF Output
Full Stereo Microphone Pre-Amp
Internal Jack Sensing on Headphone & Line_Out
Internal Microphone Input Sensing
Digital PC Beep Option
Extended AC’97 2.3 Paging Registers
Digital-ready Status
General Purpose I/O
Crystal Elimination Circuit
Headphone Drive Capability (50 mW)
0dB, 10dB, 20dB and 30dB Microphone Boost
Capability
+3.3 V (STAC9767) and +5 V (STAC9766) Analog
Power Supply Options
Pin Compatible with STAC9700/21/56
100% Compatible with STAC9750/52
IDT Surround (SS3D) Stereo Enhancement
Energy Saving Dynamic Power Modes
Multi-CODEC Option (Intel AC'97 rev 2.3)
Six Analog Line-level Inputs
103dB SNR LINE-LINE
Analog LINE_OUT SNR: 103 dB
Digital DAC SNR: 95 dB
Digital ADC SNR: 85 dB
Full-scale Total Harmonic Distortion: 0.002%
Crosstalk Between Input Channels: -70 dB
Spurious Tone Rejection: 100 dB
Technology
1
RELATED MATERIALS
DESCRIPTION
IDT's STAC9766/9767 (Revision CC1 and beyond) are
general purpose 20-bit, full duplex, audio CODECs con-
forming to the analog component specification of AC'97
(Audio CODEC 97 Component Specification Rev. 2.3).
The STAC9766/9767 incorporates IDT's proprietary
technology The AC’97 CODEC is designed to achieve a
DAC SNR in excess of 103dB.
The DACs, ADCs and mixer are integrated with analog I/
Os, which include four analog line-level stereo inputs, two
analog line-level mono inputs, two stereo outputs, and one
mono output channel. The STAC9766/9767 includes digital
input/output capability for support of modern PC systems
with an output that supports the SPDIF format.
The STAC9766/9767 is a standard 2-channel stereo
CODEC. With IDT’s headphone drive capability, head-
phones can be driven with without an external amplifier.
The STAC9766/9767 may be used as a secondary
CODEC, with the STAC9700/21/56/08/84/50/52 as the pri-
mary, in a multiple CODEC configuration conforming to the
AC'97 Rev. 2.3 specification. This configuration can pro-
vide the true six-channel, AC-3 playback required for DVD
applications.
The STAC9766/9767 communicates via the five-wire
AC-Link to any digital component of AC'97, providing flexi-
bility in the audio system design.
Packaged in an AC'97 compliant 48-pin TQFP, the
STAC9766/9767 can be placed on a motherboard, daugh-
ter boards, PCI, AMR, CNR, MDC or ACR cards.
The STAC9766/9767 provides variable sample rate Digi-
tal-to-Analog (DA) and Analog-to-Digital (AD) conversion,
mixing and analog processing.
Supported audio sample rates include 48KHz, 44.1KHz,
32KHz, 22.05KHz, 16KHz, 11.025KHz, and 8 KHz; addi-
tional rates are supported in the STAC9766/9767 soft
audio drivers. All ADCs and DACs operate at 20-bit resolu-
tion.
The STAC9766/9767 includes full Stereo Microphone
Data Sheet
Reference Designs
STAC9766/9767
STAC9766/9767
DATASHEET
V 7.4 12/06

Related parts for STAC9766XXTAEC1X

STAC9766XXTAEC1X Summary of contents

Page 1

... Reference Designs DESCRIPTION IDT's STAC9766/9767 (Revision CC1 and beyond) are general purpose 20-bit, full duplex, audio CODECs con- forming to the analog component specification of AC'97 (Audio CODEC 97 Component Specification Rev. 2.3). The STAC9766/9767 incorporates IDT's proprietary technology The AC’97 CODEC is designed to achieve a DAC SNR in excess of 103dB ...

Page 2

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING Table of Contents 1. PRODUCT BRIEF ...................................................................................................................... 6 1.1. Features (Revision CC1 and beyond) ............................................................................................... 6 1.2. Description ........................................................................................................................................ 6 1.3. STAC9766/9767 Block Diagram ........................................................................................................ 8 1.4. Key ...

Page 3

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 14. PACKAGE DRAWING ...........................................................................................................91 14.1. 48-Pin LQFP .................................................................................................................................. 91 15. SOLDER REFLOW PROFILE ...............................................................................................92 15.1. Standard Reflow Profile Data ........................................................................................................ 92 15.2. Pb Free Process - Package Classification ...

Page 4

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING List of Figures Figure 1. Block Diagram .................................................................................................................................. 8 Figure 2. Cold Reset Timing ......................................................................................................................... 13 Figure 3. Warm Reset Timing ........................................................................................................................13 Figure 4. Clocks Timing ................................................................................................................................ 14 ...

Page 5

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING List of Tables Table 1. Clock Mode Configuration ............................................................................................................... 14 Table 2. Common Clocks and Sources ......................................................................................................... 15 Table 3. Recommended CODEC ID Strapping ............................................................................................. 23 Table 4. ...

Page 6

... Description IDT's STAC9766/9767 (Revision CC1 and beyond) are general purpose 20-bit, full duplex, audio CODECs conforming to the analog component specification of AC'97 (Audio CODEC 97 Component Specification Rev. 2.3). The STAC9766/9767 incorporates IDT's proprietary achieve a DAC SNR in excess of 103dB. The DACs, ADCs and mixer are integrated with analog I/Os, which include four analog line-level stereo inputs, two analog line-level mono inputs, two stereo outputs, and one mono output channel ...

Page 7

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING AC-Link to any digital component of AC'97 providing flexibility in the audio system design. Packaged in an AC'97 compliant 48-pin TQFP, the STAC9766/9767 can be placed on a ...

Page 8

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING STAC9766/9767 provides for a stereo enhancement feature, IDT Surround 3D (SS3D). SS3D pro- vides the listener with several options for improved speaker separation beyond the normal 2- or ...

Page 9

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 2. CHARACTERISTICS AND SPECIFICATIONS 2.1. Electrical Specifications 2.1.1. Absolute Maximum Ratings Stresses above the ratings listed below can cause permanent damage to the STAC9766/9767. These ratings, which are ...

Page 10

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 2.1.3. Power Consumption Parameter Digital Supply Current + 3.3V Digital Analog Supply Current + 5V Analog + 3.3V Analog Power Down Status PR0 Supply Current PR1 Supply Current ...

Page 11

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING D/A to LINE_OUT LINE_IN to A/D with High pass filter enabled Analog Frequency Response (Note 3) Total Harmonic Distortion: (Note LINE_OUT Other to LINE_OUT D/A ...

Page 12

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING PCM (DAC) to LINE_OUT MONO_OUT HEADPHONE_OUT (32 Analog S/N: (Note LINE_OUT Other to LINE_OUT D/A to LINE_OUT LINE_IN to A/D with High pass filter enabled ...

Page 13

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 2.2. AC Timing Characteristics (T 25 °C, AVdd = 3 ± 5%, DVdd = 3.3V ± 5%, AVss = DVss = ...

Page 14

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 2.2.3. Clocks BIT_CLK frequency BIT_CLK period BIT_CLK output jitter BLT_CLK high pulse width (Note 1) BIT_CLK low ...

Page 15

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 2.2.5. Data Setup and Hold (50pF external load) BIT_CLK SDATA_OUT SDATA_IN SYNC Setup to falling edge of BIT_CLK Hold from falling edge of BIT_CLK Output Valid Data from ...

Page 16

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING BIT_CLK rise time BIT_CLK fall time SDATA_IN rise time SDATA_IN fall time 2.2.7. AC-Link Low Power Mode Timing ...

Page 17

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 3. TYPICAL CONNECTION DIAGRAM 0.1 µF 1 µF 12 PC_BEEP 13 PHONE 14 AUX_L 15 AUX_R 16 VIDEO_L 17 VIDEO_R 18 CD_L 19 CD_GND 20 CD_R 21 MIC1 ...

Page 18

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 3.1. Split Independent Power Supply Operation In PC applications, one power supply input to the STAC9766/9767 may be derived from a supply regulator and the other directly from ...

Page 19

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 3. ± 5% 0.1 µF 1 µF 12 PC_BEEP 13 PHONE 14 AUX_L 15 AUX_R 16 VIDEO_L 17 VIDEO_R 18 CD_L 19 CD_GND 20 CD_R 21 ...

Page 20

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING CONTROLLER, CODEC AND AC-LINK 4. This section describes the physical and high-level functional aspects of the AC‘97-Controller to CODEC interface, referred to as AC-link. 4.1. AC-link Physical interface ...

Page 21

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING The STAC9766/9767 uses the XTAL_OUT pin (pin 3) and the CID0 and CID1 pins (pins 45 & 46) to determine its alternate clock frequencies. See section 2.2.4: page14 ...

Page 22

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING The beginning of all audio sample packets, or Audio Frames, transferred over AC-link is synchro- nized to the rising edge of the SYNC signal. SYNC is driven by ...

Page 23

... CODEC ID Strapping Audio CODECs in the 48-pin package use pins 45 and 46 (defined as ID0# and ID1#) as strapping (i.e. configuration) pins to configure the CODEC ID. The ID0# and ID1# strapping bits adopt inverted polarity and default Primary (via a weak internal pullup) when left floating. This eliminates the need for external resistors for CODECs configured as Primary, and maintains backward compatibil- ity with existing layouts that treat pins 45 and 46 as “ ...

Page 24

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 4.4.2. STAC9766/9767 as a Secondary CODEC Secondary devices are required to function correctly using one or more of the following clocking options: • 24.576 MHz external oscillator provided ...

Page 25

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING AC-link protocol provides for a “Cold AC‘97 Reset”, and a “Warm AC‘97 Reset”. The current power down state would ultimately dictate which form of AC‘97 reset is appropriate. ...

Page 26

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING Within normal audio frames SYNC is a synchronous AC‘97 input. However, in the absence of BIT_CLK, SYNC is treated as an asynchronous input used in the generation of ...

Page 27

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 5. AC-LINK DIGITAL INTERFACE 5.1. Overview AC-link is the 5 pin digital serial interface that links AC‘97 CODEC to Controller. The AC-link protocol is a bi-directional, fixed clock ...

Page 28

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING Slot 0 SDATA_IN TAG 1 STATUS ADDR read port 2 STATUS DATA read port 3, 4 PCM L&R ADC record 5 Modem Line 1 ADC 6-11 PCM ADC ...

Page 29

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 5.2.2. Variable Sample Rate Signaling Protocol AC-link’s tag infrastructure imposes FIFO requirements on both sides of the AC-link. For example, in passing a 44.1 KHz stream across the ...

Page 30

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING The VRM (Variable Rate Mic Audio) bit in the Extended Audio Status and Control Register controls the optional MIC ADC input behavior in the same way that VRA ...

Page 31

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 5.3. AC-link Output Frame (SDATA_OUT) The AC-link output frame data streams correspond to the multiplexed bundles of all digital output data targeting AC‘97’s DAC inputs, and control registers. ...

Page 32

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 12 bit positions, which are stuffed with 0 by the AC‘97 Controller. This ensures that regardless of the resolution of the implemented DAC (16 20-bit), no ...

Page 33

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING The control interface architecture supports 16-bit read/write registers, addressable on even byte boundaries. Only the even registers (00h, 02h, etc.) are currently defined, odd registers ...

Page 34

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING olution less than 20-bits is transferred, the AC‘97 Controller must stuff all trailing non-valid bit posi- tions within this time slot with 0. The DAC can be assigned ...

Page 35

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING SDATA_IN’s composite stream is MSB justified (MSB first) with all non-valid bit positions (for assigned and/or unassigned time slots) stuffed with 0 by the AC‘97 CODEC. SDATA_IN data ...

Page 36

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING register index, for historical reference, for the data to be returned in slot 2. (Assuming that slots 1 and 2 had been tagged “valid” by the AC‘97 CODEC ...

Page 37

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 5.4.4. Slot 3: PCM Record Left Channel Audio input frame slot 3 is the left channel output of STAC9766/9767 input MUX, post-ADC. STAC9766/9767 ADCs are implemented to support ...

Page 38

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 5.5. AC-link Interoperability Requirements and Recommendations 5.5.1. “Atomic slot” Treatment of Slot 1 Address and Slot 2 Data Command or Status Address and Data cannot be split across ...

Page 39

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 5.6. Slot Assignments for Audio Figure 19. Bi-directional AC-link Frame with Slot assignments OUTGOING STREAMS (Controller output - SDATA_OUT) INCOMING STREAMS (codec output - SDATA_IN) TAG PHASE Note: ...

Page 40

... Provides optional interrupt capability for Audio CODEC (not usable when a modem is present) Table 17. Audio Interrupt Slot Definitions Reserved (Audio CODEC will return zeros in bits 19-1) Optional: Assertion = 1 will cause interrupt to be propagated to Audio controller system interrupt. See register 24h definition for enabling mechanism. ...

Page 41

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 6. STAC9766/9767 MIXER 6.1. Mixer Description The STAC9766/9767 includes an analog mixer for maximum flexibility. The analog mixer is designed to the AC'97 specification to manage the playback ...

Page 42

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 6.2. Mixer Functional Diagrams Figure 20. STAC9766 2-Channel Mixer Functional Diagram 2Ah:D5-D4 Slot 6Ah:D1 Select 28h: D5-D4 Slot PCMOut Select DAC PC_BEEP Phone 20h:D8 0Eh:D6 & 6E:D2 MIC1 ...

Page 43

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 6.3. Mixer Analog Input The mixer provides recording and playback of any audio sources or output mix of all sources. The STAC9766/9767 supports the following input sources: • ...

Page 44

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 7. SPDIF AND PC BEEP 7.1. SPDIF Digital Mux The STAC9766/9767 incorporates a digital output that supports SPDIF formats. A multiplexer deter- mines which of two digital input ...

Page 45

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING This will be programmed directly by the BIOS. IDT™ TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING Table 18. Digital PC Beep Examples Value Reg ...

Page 46

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 8. PROGRAMMING REGISTERS Address 00h Reset 02h Master Volume 04h HP_OUT Mixer Volume 06h Master Volume MONO 0Ah PC Beep Mixer Volume 0Ch Phone Mixer Volume 0Eh Mic ...

Page 47

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING Address 6Eh (Page01h) Reserved 70h Enable Register 72h Analog Current Adjust 74h EAPD Access 78h High Pass Filter Bypass 7Ah Reserved 7Ch Vendor ID1 7Eh Vendor ID2 Note: ...

Page 48

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 8.1.2. Master Volume Registers (02h) Default: 8000h D15 D14 Mute RSRVD D7 RESERVED Bit(s) Reset Value 12 ...

Page 49

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING Bit(s) Reset Value 12 4:0 0 8.1.4. Master Volume MONO (06h) Default: 8000h D15 D14 Mute D7 RESERVED Bit(s) Reset Value 15 1 ...

Page 50

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 8.1.5. PC BEEP Volume (0Ah) Default: 0000h Additional information on the PC Beep can be found in Section 7.2: page44. D15 D14 Mute D7 F2 Bit(s) Reset Value ...

Page 51

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 8.1.7. Stereo or Mic Volume (Index 0Eh) To enable Stereo Mic, Register 78h (unlocked), bit D6 must be enabled. In Stereo mode, the left and right volume are ...

Page 52

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING Bit(s) Reset Value 7:5 0 4:0 0 8.1.9. CD Volume (Index 12h) Default: 8808h. D15 D14 Mute D7 RESERVED Bit(s) Reset Value 15 1 14:13 0 12:8 0 ...

Page 53

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 8.1.10. Video Volume (Index 14h) Default: 8808h. D15 D14 Mute D7 RESERVED Bit(s) Reset Value 15 1 14:13 0 12:8 0 7:5 0 4:0 0 8.1.11. Aux Volume ...

Page 54

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING Bit(s) Reset Value 7:5 0 4:0 0 8.1.12. PCMOut Volume (Index 18h) Default: 8808h. D15 D14 Mute D7 RESERVED Bit(s) Reset Value 15 1 14:13 0 12:8 0 ...

Page 55

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING Bit(s) Reset Value 15:11 0 10:8 0 7:3 0 2:0 0 8.1.14. Record Gain (1Ch) Default: 8000h (corresponding gain with mute on) D15 D14 Mute ...

Page 56

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 8.1.15. General Purpose (20h) Default: 0000h D15 D14 POP BYP RESERVED D7 LOOPBACK Reset Bit(s) Value 12: ...

Page 57

... Read / Write I0 GPI functionality. Some AC’97 2.2 compliant controllers will not likely support audio CODEC interrupt infrastructure. In either case, software should poll the interrupt status after initiating a sense cycle and wait for Sense Cycle Max Delay to determine if an interrupting event has occurred. ...

Page 58

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING Bit(s) Reset Value 10:4 0 3:0 0 8.1.18. Powerdown Ctrl/Stat (26h) Default: 000Fh D15 D14 EAPD PR6 D7 Bit(s) Reset Value ...

Page 59

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING Bit(s) Reset Value 8.1.18.1. The lower half of this register is read only status indicating that each subsection is “ready”. Ready is ...

Page 60

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING ports the optional “AC’97 2.3 compliant AC-link slot to audio DAC mappings”.The default condition assumes that 0, 0 are loaded in the DSA0 and DSA1 bits of the ...

Page 61

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING Note: If pin 48 is held high at powerup, the SPDIF is not available and bits D15:D1 can not be written and will read back zero. To Disable ...

Page 62

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING sample rate control registers (2Ch and 32h) are active, and “on-demand” slot data required transfers are allowed. If the VRA bit is 0, the DACs and ADCs will ...

Page 63

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 8.1.21. PCM DAC Rate Registers (2Ch and 32h) The internal sample rate for the DACs and ADCs is controlled by the value in these read/write regis- ters that ...

Page 64

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 8.1.24. SPDIF Control (3Ah) Default: 2000h D15 D14 V DRS D7 CC3 CC2 Bit(s) Reset Value 13: 10 ...

Page 65

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 8.2. General Purpose Input & Outputs 8.2.1. EAPD EAPD can act as a GPIO, but is unaffected by the following registers. To use EAPD as a GPIO, use ...

Page 66

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 8.2.4. Extended Modem Status and Control Register (3Eh) Default: 0100h D15 D14 D7 Bit(s) Access 15:9 Read Only 8 Read / Write 7:1 Read Only 0 Read Only ...

Page 67

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 8.2.7. GPIO Pin Sticky Register (50h) Default: 0000h D15 D14 D7 Bit(s) Access 15:2 Read Only 1 Read / Write 0 Read / Write 8.2.8. GPIO Pin Mask ...

Page 68

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING Bit(s) Access 1 Read / Write 0 Read / Write 8.3. Extended CODEC Registers Page Structure Definition Registers 60h-68h are the Extended CODEC Registers: These registers allow for ...

Page 69

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 8.4. STAC9766/9767 Paging Registers The AC’97 Specification Rev 2.3 uses a paging mechanism in order to increase the number of regis- ters. The registers currently used in the ...

Page 70

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING Bit(s) Reset Value 12-8 7-0 8.4.2. PCI SVID (62h Register 24h must be set to Page 01h to access this register. Default: FFFFh D15 D14 PVI15 PVI14 D7 ...

Page 71

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING Bit(s) Reset Value 15-0 Note: This register is populated by the BIOS and does not reset on RESET#. 8.4.4. Function Select (66h Register 24h must be set to ...

Page 72

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING Note: This register does not reset on RESET#. Function Code 00h 01h 05h 06h 8.4.5. Function Information (68h Register 24h must be set to Page 01h to access ...

Page 73

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING Bit(s) Reset Value 9 3 Reg 66h Function Code 00h Line Out 01h Headphone Out All other Function Codes IDT™ TWO-CHANNEL, 20-BIT, AC’97 ...

Page 74

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING G[4:0] 00000 00001 01111 10001 11111 Bit D5:D15 D4 D3:1 D0 8.4.6. Digital Audio Control (6Ah, Page 00h) To access Register 6Ah, Page 00h must be selected in ...

Page 75

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING Bit(s) Reset Value 15-13 12-8 7-6 5-0 Reported Value Bh-Eh Fh IDT™ TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS ...

Page 76

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING Reported Value Bh-Eh Fh 8.4.8. Revision Code (6Ch) To access Register 6Ch, Page 00h must be selected ...

Page 77

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING Bit(s) Reset Value 15 8.4.10. Analog Current Adjust (72h) To unlock ...

Page 78

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING Bit(s) Reset Value 15 6:0 0 8.4.11. EAPD Access Register (74h) Default: 0800h D15 D14 EAPD D7 Bit(s) Reset Value 15 0 14: ...

Page 79

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 8.4.12. High Pass Filter Bypass (78h*) To unlock portion of Register 78h, write 0xABBA to Register 76h. Default: 0000h D15 D14 D7 D6 Bit(s) Reset Value 15:1 0 ...

Page 80

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 8.5.1. Vendor ID1 (7Ch) Default: 8384h D15 D14 8.5.2. Vendor ID2 (7Eh) Default: 7666h D15 D14 IDT™ TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS ...

Page 81

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 9. LOW POWER MODES The STAC9766/9767 is capable of operating at reduced power when no activity is required. The power-down state is controlled by the Powerdown Register (26h). ...

Page 82

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING Figure 23. Powerdown/Powerup Flow With Analog Still Alive PR0=1 Normal PR0=0 & ADC=1 Figure 23 illustrates a state when all the mixers work with the static volume settings ...

Page 83

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 10.MULTIPLE CODEC SUPPORT The STAC9766/9767 provides support for the multi-CODEC option according to the Intel AC'97, rev 2.3 specification. By definition there can be only one Primary CODEC ...

Page 84

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 10.2. Secondary CODEC Register Access Definitions The AC'97 Digital Controller can independently access Primary and Secondary CODEC registers by using a 2-bit CODEC ID field (chip select) which ...

Page 85

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 11.TESTABILITY The STAC9766/9767 has two test modes. One is for ATE in-circuit test and the other is restricted for IDT’s internal use. STAC9766/9767 enters the ATE in-circuit test ...

Page 86

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 12.ORDERING INFORMATION 12.1. STAC9766/9767 Family Options and Part Order Numbers Part Order Number STAC9766XXTAEyyX STAC9767XXTAEyyX NOTE: When ordering these parts the “yy” will be replaced with the CODEC ...

Page 87

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 13.PIN DESCRIPTION MONO_OUT 37 AVdd2 38 HP_OUT_L 39 HP_COMM 40 HP_OUT_R 41 AVss2 42 GPIO0 43 GPIO1 44 CID0 45 CID1 46 EAPD 47 SPDIF 48 Pin 48: ...

Page 88

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 13.1. Digital I/O These signals connect the STAC9766/9767 to its AC'97 controller counterpart, an external crystal, multi-CODEC selection and external audio amplifier. Pin Name XTL_IN XTL_OUT SDATA_OUT BIT_CLK ...

Page 89

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 13.3. Analog I/O These signals connect the STAC9766/9767 to analog sources and sinks, including microphones and speakers. Pin Name PC-BEEP PHONE AUX_L AUX_R VIDEO_L VIDEO_R CD_L CD_GND CD_R ...

Page 90

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 13.4. Power and Ground Signals Pin Name AVdd1 AVdd2 AVss1 AVss2 DVdd1 DVdd2 DVss1 DVss2 IDT™ TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING Table ...

Page 91

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 14.PACKAGE DRAWING 14.1. 48-Pin LQFP Figure 25. 48-Pin LQFP Package Outline and Package Dimensions pin LQFP Pin 1 IDT™ TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH ...

Page 92

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 15.SOLDER REFLOW PROFILE 15.1. Standard Reflow Profile Data Note: These devices can be hand soldered at 360 FROM: IPC / JEDEC J-STD-020C “Moisture/Reflow Sensitivity Classification for Nonhermetic Solid ...

Page 93

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 15.2. Pb Free Process - Package Classification Reflow Temperatures Package Type IDT™ TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING LQFP 48-pin 93 MSL Reflow ...

Page 94

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 16.APPENDIX A: PROGRAMMING REGISTERS Reg # Name D15 D14 D13 00h Reset RSRVD SE4 SE3 Master 02h Mute RSVD ML5 Volume HP_OUT 04h Mute RSVD HPL5 Mixer Volume ...

Page 95

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING Reg # Name D15 D14 D13 64h PCI SID PI15 PI14 PI13 Page 01h 66h 66h Function Page 01h Select 68h 68h Function Page 01h ...

Page 96

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING 17.REVISION HISTORY Revision Date History not included in Datasheet 7.1 Removed BIT_CLK as an input option from clocking table, it was incorrectly included in 3-1 version Added CD_GND ...

Page 97

STAC9766/9767 TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH STEREO MICROPHONE AND MIC/JACK SENSING Innovate with IDT audio for high fidelity. Contact: www.IDT.com For Sales 800-345-7015 408-284-8200 Fax: 408-284-2775 Corporate Headquarters Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, ...

Related keywords