AM79C973BKC\W AMD (ADVANCED MICRO DEVICES), AM79C973BKC\W Datasheet - Page 132
![no-image](/images/manufacturer_photos/0/0/44/amd__advanced_micro_devices__sml.jpg)
AM79C973BKC\W
Manufacturer Part Number
AM79C973BKC\W
Description
Manufacturer
AMD (ADVANCED MICRO DEVICES)
Datasheet
1.AM79C973BKCW.pdf
(304 pages)
Specifications of AM79C973BKC\W
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (min)
3/3.135V
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
160
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AM79C973BKC\WAM79C973BKCW
Manufacturer:
AMD
Quantity:
2 144
Company:
Part Number:
AM79C973BKC\WAM79C973BKCW
Manufacturer:
AMD
Quantity:
1 000
- Current page: 132 of 304
- Download datasheet (3Mb)
5
4
3
132
MPPLBA
MPINT
MPINTE
Read/Write accessible always.
EXDINTE
H_RESET and is not affected by
S_RESET or setting the STOP
bit.
Broadcast Accept. If MPPLBA is
at its default value of 0, the
Am79C973/Am79C975 controller
will only detect a Magic Packet
frame if the destination address
of the packet matches the con-
tent of the physical address regis-
ter (PADR). If MPPLBA is set to
1, the destination address of the
Magic Packet frame can be uni-
cast, multicast, or broadcast.
Note that the setting of MPPLBA
only affects the address detection
of the Magic Packet frame. The
Magic Packet frame’s data se-
quence must be made up of 16
consecutive physical addresses
(PADR[47:0]) regardless of what
kind of destination address it has.
This bit is OR’ed with EMPPLBA
bit (CSR116, bit 6).
MPPLBA is set to 0 by H_RESET
or S_RESET and is not affected
by setting the STOP bit.
Packet Interrupt is set by the
Am79C973/Am79C975 controller
when the device is in the Magic
Packet
Am79C973/Am79C975 controller
receives a Magic Packet frame.
When MPINT is set to 1, INTA is
asserted if IENA (CSR0, bit 6)
and the enable bit MPINTE are
set to 1.
Read/Write accessible always.
MPINT is cleared by the host by
writing a 1. Writing a 0 has no af-
fect.
H_RESET, S_RESET, or by set-
ting the STOP bit.
MPINTE is set to 1, the MPINT bit
will be able to set the INTR bit.
Read/Write accessible always.
MPINT is cleared to 0 by
Magic Packet Physical Logical
Read/Write accessible always.
Magic Packet Interrupt. Magic
Magic Packet Interrupt Enable. If
MPINT
mode
is
is
set
cleared
and
P R E L I M I N A R Y
to
Am79C973/Am79C975
0
the
by
by
2
1
0
MPEN
MPMODE
SPND
H_RESET or S_RESET and is
not affected by setting the STOP
bit.
Read/Write accessible always.
MPEN
H_RESET or S_RESET and is
not affected by setting the STOP
bit.
Read/Write accessible always.
MPMODE is cleared to 0 by
H_RESET or S_RESET and is
not affected by setting the STOP
bit
Requesting entrance into the
suspend mode by the host de-
pends on the setting of the
FASTSPNDE bit (CSR7, bit 15).
Refer to the bit description of the
FASTSPNDE bit and the Sus-
pend section in Detailed Func-
tions, Buffer Management Unit
for details.
Magic Packet Enable. MPEN al-
lows activation of the Magic
Packet mode by the host. The
Am79C973/Am79C975 controller
will enter the Magic Packet mode
when both MPEN and MPMODE
are set to 1.
The Am79C973/Am79C975 con-
troller will enter the Magic Packet
mode when MPMODE is set to 1
and either PG is asserted or
MPEN is set to 1.
Suspend. Setting SPND to 1 will
cause
Am79C975 controller to start re-
questing entrance into suspend
mode. The host must poll SPND
until it reads back 1 to determine
that the Am79C973/Am79C975
controller has entered the sus-
pend mode. Setting SPND to 0
will
Am79C975 controller out of sus-
pend mode. SPND can only be
set to 1 if STOP (CSR0, bit 2) is
set to 0. H_RESET, S_RESET or
setting the STOP bit will get the
Am79C973/Am79C975 controller
out of suspend mode.
get
is
the
cleared
the
Am79C973/
Am79C973/
to
0
by
Related parts for AM79C973BKC\W
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![AMD-751AC](/images/manufacturer_photos/0/0/14/advanced_micro_devices_tmb.jpg)
Part Number:
Description:
AMD-751ACAMD-751-TM System Controller Revision Guide
Manufacturer:
Advanced Micro Devices
Datasheet:
![AMD-751](/images/manufacturer_photos/0/0/14/advanced_micro_devices_tmb.jpg)
Part Number:
Description:
AMD-751AMD-751-TM System Controller Revision Guide
Manufacturer:
Advanced Micro Devices
Datasheet:
![AMD-X5-133SFZ](/images/manufacturer_photos/0/0/14/advanced_micro_devices_tmb.jpg)
Part Number:
Description:
AMD-X5-133SFZAm5X86? Microprocessor Family
Manufacturer:
Advanced Micro Devices
Datasheet:
![AMD-8131BLC](/images/manufacturer_photos/0/0/14/advanced_micro_devices_tmb.jpg)
Part Number:
Description:
Hyper Transport PCI-X Tunnel
Manufacturer:
Advanced Micro Devices
Datasheet:
![AMD-8111AC](/images/manufacturer_photos/0/0/14/advanced_micro_devices_tmb.jpg)
Part Number:
Description:
HyperTransport I/O Hub
Manufacturer:
Advanced Micro Devices
Datasheet:
![AMD-640AC](/images/manufacturer_photos/0/0/14/advanced_micro_devices_tmb.jpg)
Part Number:
Description:
System Controller
Manufacturer:
Advanced Micro Devices
Datasheet:
![AMD-K6](/images/no-image3.png)
Part Number:
Description:
AMD-K6 Processor
Manufacturer:
AMD [Advanced Micro Devices]
Datasheet:
![AMD-K6-2E/400AFR](/images/no-image3.png)
Part Number:
Description:
AMD-K6™-2E Embedded Processor
Manufacturer:
AMD [Advanced Micro Devices]
Datasheet:
![AMD-8132BLCT](/images/manufacturer_photos/0/0/44/amd__advanced_micro_devices__tmb.jpg)
Part Number:
Description:
Manufacturer:
AMD (ADVANCED MICRO DEVICES)
Datasheet:
![AMD-K6-IIIE+550ACR](/images/manufacturer_photos/0/0/44/amd__advanced_micro_devices__tmb.jpg)
Part Number:
Description:
Manufacturer:
AMD (ADVANCED MICRO DEVICES)
Datasheet:
![AMD-766AC](/images/no-image3.png)
Part Number:
Description:
Peripheral Bus Controller
Manufacturer:
AMD [Advanced Micro Devices]
Datasheet: