UJA1066TW/5V0,518 NXP Semiconductors, UJA1066TW/5V0,518 Datasheet - Page 25

no-image

UJA1066TW/5V0,518

Manufacturer Part Number
UJA1066TW/5V0,518
Description
Manufacturer
NXP Semiconductors
Datasheet

Specifications of UJA1066TW/5V0,518

Number Of Transceivers
1
Power Down Mode
Sleep/Standby
Standard Supported
ISO 11898-2
Operating Supply Voltage (min)
5.5V
Operating Temperature (max)
125C
Operating Temperature (min)
-40C
Operating Temperature Classification
Automotive
Mounting
Surface Mount
Lead Free Status / RoHS Status
Compliant
NXP Semiconductors
UJA1066_2
Product data sheet
Fig 12. SPI timing protocol
SDO
SCS
SCK
SDI
6.12 SPI interface
floating
X
The Serial Peripheral Interface (SPI) provides the communication link with the
microcontroller, supporting multi-slave and multi-master operation. The SPI is configured
for full duplex data transfer, so status information is returned when new control data is
shifted in. The interface also offers a read-only access option, allowing registers to be
read back by the application without changing the register content.
The SPI uses four interface signals for synchronization and data transfer:
Bit sampling is performed on the falling clock edge and data is shifted on the rising clock
edge; see
X
sampled
SCS - SPI chip select; active LOW
SCK - SPI clock; default level is LOW due to low-power concept
SDI - SPI data input
SDO - SPI data output; floating when pin SCS is HIGH
01
MSB
MSB
Figure
02
All information provided in this document is subject to legal disclaimers.
12.
14
14
Rev. 03 — 17 March 2010
03
13
13
04
12
12
High-speed CAN fail-safe system basis chip
15
01
01
16
LSB
LSB
UJA1066
© NXP B.V. 2010. All rights reserved.
floating
mce634
X
25 of 70

Related parts for UJA1066TW/5V0,518