83940DY IDT, Integrated Device Technology Inc, 83940DY Datasheet
83940DY
Specifications of 83940DY
Available stocks
Related parts for 83940DY
83940DY Summary of contents
Page 1
... B D LOCK IAGRAM CLK_SEL PCLK 0 nPCLK LVCMOS_CLK 1 83940DY IDT™ / ICS™ LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER LVPECL- -LVCMOS / LVTTL EATURES • 18 LVCMOS/LVTTL outputs • Selectable LVCMOS_CLK or LVPECL clock inputs • PCLK, nPCLK supports the following input types: LVPECL, CML, SSTL • ...
Page 2
... LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER Systems, Inc ABLE IN ESCRIPTIONS ABLE IN HARACTERISTICS 3A ABLE LOCK ELECT UNCTION 3B ABLE LOCK NPUT UNCTION — 0 — 0 — 0 — 0 — — 83940DY IDT™ / ICS™ LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER LVPECL ABLE ABLE — — — — " www.icst.com/products/hiperclocks.html ...
Page 3
... ATINGS Supply Voltage Inputs Outputs Input Current Storage Temperature, T STG 83940DY IDT™ / ICS™ LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER LVPECL- -LVCMOS / LVTTL F TO 3.6V NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the -0. 0.3V DD device ...
Page 4
... ABLE HARACTERISTICS 5A ABLE HARACTERISTICS 83940DY IDT™ / ICS™ LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER LVPECL 3.3V ± 5 0° 70° DDO 3.3V ± 5 0° 70° DDO ≤ ≤ > > ≤ ≤ > > < ≤ f ≤ www.icst.com/products/hiperclocks.html KEW -LVCMOS / LVTTL F ANOUT d ...
Page 5
... Systems, Inc ABLE HARACTERISTICS 5B ABLE HARACTERISTICS 83940DY IDT™ / ICS™ LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER LVPECL 3.3V ± 5 2.5V ± 5 DDO 3.3V ± 5 2.5V ± 5 DDO ≤ ≤ > > ≤ ≤ > > < www.icst.com/products/hiperclocks.html KEW -LVCMOS / LVTTL F ANOUT = 0° 70° ...
Page 6
... LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER Systems, Inc ABLE HARACTERISTICS 5C ABLE HARACTERISTICS 83940DY IDT™ / ICS™ LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER LVPECL 2.5V±5 0° 70° DDO 2.5V±5 0° 70° DDO ≤ ≤ > > ≤ ≤ > > < www.icst.com/products/hiperclocks.html KEW -LVCMOS / LVTTL F ANOUT ...
Page 7
... As with most timing specifications, phase noise measurements have issues. The primary issue relates to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The de- 83940DY IDT™ / ICS™ LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER LVPECL- TO ...
Page 8
... UTPUT OAD EST IRCUIT PART 1 V DDO 2 Qx PART 2 V DDO sk(pp ART TO ART KEW 83940DY IDT™ / ICS™ LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER LVPECL EASUREMENT 2.05V±5% SCOPE 3.3V C EST IRCUIT V DD SCOPE nPCLK Qx PCLK GND D IFFERENTIAL Qx Qy ...
Page 9
... PCLK V DDO 2 Q0:Q17 ➤ t ➤ ROPAGATION ELAY 1.8V 0.5V Clock Outputs UTPUT ISE ALL IME 83940DY IDT™ / ICS™ LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER LVPECL- -LVCMOS / LVTTL F TO 2.4V 0.5V Clock Outputs 3. UTPUT ISE 1.8V 0. www.icst.com/products/hiperclocks.html -18 OW KEW TO ...
Page 10
... Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage V_REF = V generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio F 83940DY IDT™ / ICS™ LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER LVPECL ...
Page 11
... PCLK/nPCLK I IGURE I ER LOCK SSTL RIVER 83940DY IDT™ / ICS™ LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER LVPECL- TO here are examples only. If the driver is from another vendor, and V must meet the V use their termination recommendation. Please consult with OH PP the vendor of the driver component to confirm the driver ter- mination requirements ...
Page 12
... Multi-Layer PCB, JEDEC Standard Test Boards NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs RANSISTOR OUNT The transistor count for ICS83940D is: 820 83940DY IDT™ / ICS™ LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER LVPECL- -LVCMOS / LVTTL ...
Page 13
... ICS83940D Circuit LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER Systems, Inc ACKAGE UTLINE UFFIX FOR ABLE θ θ θ θ θ Reference Document: JEDEC Publication 95, MS-026 83940DY IDT™ / ICS™ LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER LVPECL LQFP EAD D ACKAGE IMENSIONS ...
Page 14
... ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments. 83940DY IDT™ / ICS™ LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER ...
Page 15
... Integrated ICS83940D Circuit LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER Systems, Inc • • 83940DY IDT™ / ICS™ LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER LVPECL " " < " ≤ " ≤ " " < " " ≤ " " < " " " ...
Page 16
ICS650-40A ICS83940D ICS252 ETHERNET SWITCH CLOCK SOURCE LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER FIELD PROGRAMMABLE DUAL OUTPUT SS VERSACLOCK SYNTHESIZER Innovate with IDT and accelerate your future networks. Contact: www.IDT.com For Sales 800-345-7015 408-284-8200 Fax: 408-284-2775 Corporate Headquarters Integrated Device ...