EVAL-ADUC834QS Analog Devices Inc, EVAL-ADUC834QS Datasheet - Page 71

no-image

EVAL-ADUC834QS

Manufacturer Part Number
EVAL-ADUC834QS
Description
Manufacturer
Analog Devices Inc
Datasheet

Specifications of EVAL-ADUC834QS

Lead Free Status / RoHS Status
Not Compliant
Parameter
EXTERNAL PROGRAM MEMORY
REV. A
t
t
t
t
t
t
t
t
t
t
t
t
LHLL
AVLL
LLAX
LLIV
LLPL
PLPH
PLIV
PXIX
PXIZ
AVIV
PLAZ
PHAX
ALE Pulsewidth
Address Valid to ALE Low
Address Hold after ALE Low
ALE Low to Valid Instruction In
ALE Low to PSEN Low
PSEN Pulsewidth
PSEN Low to Valid Instruction In
Input Instruction Hold after PSEN
Input Instruction Float after PSEN
Address to Valid Instruction In
PSEN Low to Address Float
Address Hold after PSEN High
PORT 0 (I/O)
CORE_CLK
PORT 2 (O)
PSEN (O)
ALE (O)
Figure 71. External Program Memory Read Cycle
t
LHLL
t
AVLL
(OUT)
PCL
12.58 MHz Core_Clk
Min
119
39
49
49
193
0
0
t
t
LLPL
LLAX
t
AVIV
–71–
t
PLAZ
PCH
54
Max
218
133
292
25
t
PLPH
t
t
PLIV
LLIV
INSTRUCTION
Min
2t
t
t
t
3t
0
0
CORE
CORE
CORE
(IN)
t
PXIX
CORE
CORE
Variable Core_Clk
– 40
– 30
– 30
– 40
– 45
t
PXIZ
t
PHAX
Max
4t
3t
t
5t
25
CORE
CORE
CORE
CORE
– 25
– 100
– 105
– 105
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ADuC834
Figure
71
71
71
71
71
71
71
71
71
71
71
71