XC5VLX330-2FFG1760C Xilinx Inc, XC5VLX330-2FFG1760C Datasheet - Page 116

FPGA Virtex®-5 Family 331776 Cells 65nm (CMOS) Technology 1V 1760-Pin FCBGA

XC5VLX330-2FFG1760C

Manufacturer Part Number
XC5VLX330-2FFG1760C
Description
FPGA Virtex®-5 Family 331776 Cells 65nm (CMOS) Technology 1V 1760-Pin FCBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 LXr

Specifications of XC5VLX330-2FFG1760C

Package
1760FCBGA
Family Name
Virtex®-5
Device Logic Units
331776
Typical Operating Supply Voltage
1 V
Maximum Number Of User I/os
1200
Ram Bits
10616832
Number Of Logic Elements/cells
331776
Number Of Labs/clbs
25920
Total Ram Bits
10616832
Number Of I /o
1200
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1760-BBGA, FCBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
HW-V5-ML525-UNI-G - EVAL PLATFORM ROCKET IO VIRTEX-5HW-AFX-FF1760-500-G - BOARD DEV VIRTEX 5 FF1760
Number Of Gates
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC5VLX330-2FFG1760C
Manufacturer:
INTEL
Quantity:
340
Part Number:
XC5VLX330-2FFG1760C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VLX330-2FFG1760C
Manufacturer:
XILINX
0
Part Number:
XC5VLX330-2FFG1760C
Manufacturer:
XILINX
Quantity:
8
Chapter 4: Block RAM
116
X-Ref Target - Figure 4-1
Table 4-2: True Dual-Port Names and Descriptions
DI[A|B]
DIP[A|B]
ADDR[A|B]
WE[A|B]
EN[A|B]
SSR[A|B]
CLK[A|B]
DO[A|B]
DOP[A|B]
REGCE[A|B]
CASCADEINLAT[A|B]
Port Name
(1)
(1)
CASCADEOUTREGA
Figure 4-1: True Dual-Port Data Flows
CASCADEOUTLATA
www.xilinx.com
CASCADEINREGA
CASCADEINLATA
DIA
DIPA
ADDRA
WEA
ENA
SSRA
REGCEA
DIB
DIPB
ADDRB
WEB
ENB
SSRB
REGCEB
Data Input Bus
Data Input Parity Bus, can be used for additional data inputs
Address Bus
Byte-wide Write Enable
When inactive no data is written to the block RAM and the
output bus remains in its previous state
Synchronous Set/Reset for either latch or register modes
Clock Input
Data Output Bus
Data Output Parity Bus, can be used for additional data
outputs
Output Register Enable
Cascade input pin for 64K x 1 mode when optional output
registers are not enabled
CLKA
CLKB
36-Kbit Block RAM
Memory
Port A
Port B
36 Kb
Array
CASCADEOUTLATB
CASCADEOUTREGB
CASCADEINLATB
CASCADEINREGB
DOPB
DOPA
DOB
DOA
Description
ug0190_4_01_032106
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010

Related parts for XC5VLX330-2FFG1760C