STV2310D STMicroelectronics, STV2310D Datasheet - Page 60

Video ICs Digital Video Decodr

STV2310D

Manufacturer Part Number
STV2310D
Description
Video ICs Digital Video Decodr
Manufacturer
STMicroelectronics
Type
High Quality front end videor
Datasheet

Specifications of STV2310D

Maximum Operating Temperature
+ 70 C
Package / Case
TQFP-64
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STV2310D
Manufacturer:
KEC
Quantity:
2 694
Part Number:
STV2310D
Manufacturer:
ST
Quantity:
20 000
Part Number:
STV2310D$4R
Manufacturer:
ST
0
Part Number:
STV2310D$4R(STV2310-
Manufacturer:
ST
0
Part Number:
STV2310D$4R(STV2310-4)
Manufacturer:
ST
0
Part Number:
STV2310D$5R
Manufacturer:
SIGMATEL
Quantity:
20 000
Part Number:
STV2310D$5R
Manufacturer:
ST
0
Part Number:
STV2310D$5R
Manufacturer:
ST
Quantity:
20 000
Part Number:
STV2310D-4
Manufacturer:
ST
0
Part Number:
STV2310DPB-F
Quantity:
7 560
Register List
60/113
PIXMODE
ACTEDGE
CVBSMUX
OUTTRISTATE
SVIDEOSEL
5060MODE[1:0]
Address (hex): 01h
Reset Value (bin): 0011 1111
Bit Name
Bit 7
BLANKMODE[1:0]
DDECCONT1
Bit 6
Pixel Mode Selection
In Square Pixel mode, the number of Y, Cr and Cb components depends on the standard as shown in
Table 12
0: Normal Pixel mode (Default)
1: Square Pixel mode
Data is output from the STV2310 on the following pads: FIELD, VSYNC, HSYNC, PLLLOCK and
YCRCB[7:0]. It is synchronous to the CLK_DATA output clock either on the rising or falling edge depending
on this option.
0: Clock falling edge is active edge (Default)
1: Clock rising edge is active edge
Y/CVBS Input Selection
0: Y/CVBS1 input (Default)
1: Y/CVBS2 input
Pad Tristate Mode
The pad tristate mode depends on the chip I2C address.
If the I2C default chip address is chosen:
0: Output digital pads in Output mode (Default)
1: Output digital pads in Tristate mode
If the I2C spare chip address is chosen:
0: Output digital pads in Tristate mode (Default)
1: Output digital pads in Output mode
Note that only the following pads can be in Tristate mode: FIELD, VSYNC, HSYNC, PLLLOCK, CLK_DATA
and YCRCB[7:0]. The I2C pads are never in Tristate mode.
CVSB/S-Video Selection
The S-video mode notifies the STV2310 that the chroma and luma signals are already separated.
0: S-Video Input
1: CVBS Input (Default)
Vsync Search Mode and initial Free-running Mode
These bits provide the starting point for the Vsync extraction mechanism. 50-Hz or 60-Hz input standards
are expected. The options are to look exclusively for 50-Hz or 60-Hz standards (Forced 50 or 60) or to
search for all standards with a priority in the search mechanism (Auto 50 or 60).
00: Auto 50: Automatic search mode starting with 50-Hz standards. (Default)
01: Forced 60: Search mode forced to 60-Hz standards only.
10: Forced 50: Search mode forced to 50-Hz standards only.
11: Auto 60: Automatic search mode starting with 60-Hz standards.
. The output line locked frequency (CLK_DATA) will also change according to the standard.
Bit 5
Register Description
Bit 4
Bit 3
Function
AUTOSTD[5:0]
Bit 2
Bit 1
STV2310
Bit 0

Related parts for STV2310D