DS26528 Maxim Integrated Products, DS26528 Datasheet - Page 233

no-image

DS26528

Manufacturer Part Number
DS26528
Description
Network Controller & Processor ICs Octal E1-T1-J1 Singl e-Chip Transceiver (
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS26528

Product
Framer
Number Of Transceivers
8
Supply Voltage (max)
3.465 V
Supply Voltage (min)
3.135 V
Supply Current (max)
875 mA
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Package / Case
TE-CSBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS26528
Manufacturer:
DS
Quantity:
779
Part Number:
DS26528
Manufacturer:
DS
Quantity:
958
Part Number:
DS26528
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS26528-W
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS26528G
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS26528G+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS26528GA2
Manufacturer:
AFATECH
Quantity:
3 623
Part Number:
DS26528GA2
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
DS26528GA5
Manufacturer:
Maxim Integrated
Quantity:
10 000
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Note: All bits in this register are latched and can create interrupts.
Bit 6: BERT Bit-Error-Detected Event (BBED). A latched bit that is set when a bit error is detected. The receive
BERT must be in synchronization for it to detect bit errors.
Bit 5: BERT Bit Counter Overflow Event (BBCO). A latched bit that is set when the 32-bit BERT bit counter
(BBC) overflows.
Bit 4: BERT Error Counter Overflow Event (BECO). A latched bit that is set when the 24-bit BERT error counter
(BEC) overflows.
Bit 3: BERT Receive All-Ones Condition (BRA1). A latched bit that is set when 32 consecutive ones are
received.
Bit 2: BERT Receive All-Zeros Condition (BRA0). A latched bit that is set when 32 consecutive zeros are
received.
Bit 1: BERT Receive Loss of Synchronization Condition (BRLOS). A latched bit that is set whenever the
receive BERT begins searching for a pattern.
Bit 0: BERT in Synchronization Condition (BSYNC). Will be set when the incoming pattern matches for 32
consecutive bit positions.
7
0
BLSR
BERT Latched Status Register
110Eh + (10h x n): where n = 0 to 7, for Ports 1 to 8
BBED
6
0
BBCO
5
0
233 of 276
BECO
4
0
BRA1
3
0
DS26528 Octal T1/E1/J1 Transceiver
BRA0
2
0
BRLOS
1
0
BSYNC
0
0

Related parts for DS26528