DS26528 Maxim Integrated Products, DS26528 Datasheet - Page 177

no-image

DS26528

Manufacturer Part Number
DS26528
Description
Network Controller & Processor ICs Octal E1-T1-J1 Singl e-Chip Transceiver (
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS26528

Product
Framer
Number Of Transceivers
8
Supply Voltage (max)
3.465 V
Supply Voltage (min)
3.135 V
Supply Current (max)
875 mA
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Package / Case
TE-CSBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS26528
Manufacturer:
DS
Quantity:
779
Part Number:
DS26528
Manufacturer:
DS
Quantity:
958
Part Number:
DS26528
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS26528-W
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS26528G
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS26528G+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS26528GA2
Manufacturer:
AFATECH
Quantity:
3 623
Part Number:
DS26528GA2
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
DS26528GA5
Manufacturer:
Maxim Integrated
Quantity:
10 000
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Note: All bits in this register are real-time (not latched). See
Bit 3: Loss of Receive Clock Condition (LORC). Set when the RCLK pin has not transitioned for one channel
time.
Bit 2: Spare Code Detected Condition (LSP). Set when the spare code as defined in the
registers is being received.
Bit 1: Loop-Down Code Detected Condition (LDN). Set when the loop-down code as defined in the
T1RDNCD1:T1RDNCD2
Bit 0: Loop-Up Code Detected Condition (LUP). Set when the loop-up code as defined in the
T1RUPCD1:T1RUPCD2
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Note: All bits in this register are real-time (not latched). See
Bit 3: Loss of Receive Clock Condition (LORC). Set when the RCLK pin has not transitioned for one channel
time.
Bit 1: V5.2 Link Detected Condition (V52LNK). Set on detection of a V5.2 link identification signal (G.965).
Bit 0: Receive Distant MF Alarm Condition (RDMA). Set when bit 6 of time slot 16 in frame 0 has been set for
two consecutive multiframes. This alarm is not disabled in the CCS signaling mode.
7
0
7
0
register is being received.
register is being received.
RRTS3 (T1 Mode)
Receive Real-Time Status Register 3
0B2h + (200h x n): where n = 0 to 7, for Ports 1 to 8
RRTS3 (E1 Mode)
Receive Real-Time Status Register 3
0B2h + (200h x n): where n = 0 to 7, for Ports 1 to 8
6
0
6
0
5
0
5
0
RRTS3
RRTS3
177 of 276
for E1 mode.
for T1 mode.
4
0
4
0
LORC
LORC
3
0
3
0
DS26528 Octal T1/E1/J1 Transceiver
LSP
2
0
2
0
V52LNK
LDN
T1RSCD1:T1RSCD2
1
0
1
0
RDMA
LUP
0
0
0
0

Related parts for DS26528