DS26528 Maxim Integrated Products, DS26528 Datasheet - Page 147

no-image

DS26528

Manufacturer Part Number
DS26528
Description
Network Controller & Processor ICs Octal E1-T1-J1 Singl e-Chip Transceiver (
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS26528

Product
Framer
Number Of Transceivers
8
Supply Voltage (max)
3.465 V
Supply Voltage (min)
3.135 V
Supply Current (max)
875 mA
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Package / Case
TE-CSBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS26528
Manufacturer:
DS
Quantity:
779
Part Number:
DS26528
Manufacturer:
DS
Quantity:
958
Part Number:
DS26528
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS26528-W
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS26528G
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS26528G+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS26528GA2
Manufacturer:
AFATECH
Quantity:
3 623
Part Number:
DS26528GA2
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
DS26528GA5
Manufacturer:
Maxim Integrated
Quantity:
10 000
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Note: This register has an alternate definition for T1 mode. See T1RIBCC.
Bit 7: Sa8 Bit Select (RSa8S). Set to one to have RLCLK pulse at the Sa8 bit position; set to zero to force RLCLK
low during Sa8 bit position.
Bit 6: Sa7 Bit Select (RSa7S). Set to one to have RLCLK pulse at the Sa7 bit position; set to zero to force RLCLK
low during Sa7 bit position.
Bit 5: Sa6 Bit Select (RSa6S). Set to one to have RLCLK pulse at the Sa6 bit position; set to zero to force RLCLK
low during Sa6 bit position.
Bit 4: Sa5 Bit Select (RSa5S). Set to one to have RLCLK pulse at the Sa5 bit position; set to zero to force RLCLK
low during Sa5 bit position.
Bit 3: Sa4 Bit Select (RSa4S). Set to one to have RLCLK pulse at the Sa4 bit position; set to zero to force RLCLK
low during Sa4 bit position.
Bit 0: Receive Loss of Signal Alternate Criteria (RLOSA). Defines the criteria for a loss-of-signal condition.
0 = LOS declared upon 255 consecutive zeros (125μs)
1 = LOS declared upon 2048 consecutive zeros (1ms)
RSa8S
7
0
E1RCR2 (E1 Mode)
Receive Control Register 2
082h + (200h x n): where n = 0 to 7, for Ports 1 to 8
RSa7S
6
0
RSa6S
5
0
147 of 276
RSa5S
4
0
RSa4S
3
0
DS26528 Octal T1/E1/J1 Transceiver
2
0
1
0
RLOSA
0
0

Related parts for DS26528