WM8350GEB/V Wolfson Microelectronics, WM8350GEB/V Datasheet - Page 71

• Manufacturer Part Number: WM8350GEB/V
• Description: Audio CODECs Audio CODEC plus pwr management
• Manufacturer: Wolfson Microelectronics

Specifications of WM8350GEB/V

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Production Data
13.5 ANALOGUE TO DIGITAL CONVERTER (ADC)
w
R11 (0Bh)
Power Mgmt 4
R66 (42h)
ADC Digital
Volume L
R11 (0Bh)
Power Mgmt 4
R67 (43h)
ADC Digital
Volume R
R64 (40h)
ADC Control
Note: ADCL_ENA and ADCR_ENA can be accessed through R11 or through R66/R67. Reading
from or writing to either register location has the same effect.
The high-performance stereo ADC within the WM8350 converts analogue input signals to the digital
domain. It uses a multi-bit, over-sampled sigma-delta architecture. The ADC’s over-sampling rate is
selectable to control the trade-off between best audio performance and lowest power consumption. A
variety of digital filtering stages process the ADC’s digital output signal before it is sent to the
WM8350 audio interface. These include:
The audio ADC supports all commonly used audio sampling rates between 8kHz and 48kHz (see
Figure 40).
Figure 40 ADC Digital Filter Path
Table 26 Enabling the ADC Left and Right Channels
When ADCR and ADCL are used together as a stereo pair, then it is important that ADCR_ENA and
ADCL_ENA are enabled at the same time using a single register write. This must be implemented by
writing to the bits in Register R11 (0Bh). This ensures that the system starts up both channels in a
synchronous manner.
ADDRESS



digital decimation and filtering needed for the ADC
digital volume control
A programmable high-pass filter
BIT
15
15
2
3
1
0
ADCL_ENA
ADCR_ENA
ADCL_DATINV
ADCR_DATINV
LABEL
DEFAULT
0
0
0
0
Left ADC enable
0 = disabled
1 = enabled
When ADCR and ADCL are used
together as a stereo pair, then both
ADCs must be enabled together using
a single register write to Register R11
(0Bh).
Right ADC enable
0 = disabled
1 = enabled
When ADCR and ADCL are used
together as a stereo pair, then both
ADCs must be enabled together using
a single register write to Register R11
(0Bh).
ADC Left channel polarity:
0 = Normal
1 = Inverted
ADC Right Channel Polarity
0 = Normal
1 = Inverted
DESCRIPTION
PD, March 2010, Rev 4.2
WM8350
71