DSPIC33EP512MU810-I/PT Microchip Technology, DSPIC33EP512MU810-I/PT Datasheet - Page 167

no-image

DSPIC33EP512MU810-I/PT

Manufacturer Part Number
DSPIC33EP512MU810-I/PT
Description
100 PINS, 512KB Flash, 52KB RAM, 60 MHz, USB, 2xCAN, 15 DMA 100 TQFP 12x12x1mm T
Manufacturer
Microchip Technology
Series
dsPIC™ 33EPr

Specifications of DSPIC33EP512MU810-I/PT

Embedded Interface Type
I2C, SPI, UART
No. Of I/o's
83
Flash Memory Size
536KB
Supply Voltage Range
3V To 3.6V
Operating Temperature Range
-40°C To +85°C
Digital Ic Case Style
TQFP
No. Of Pins
100
Rohs Compliant
Yes
Core Processor
dsPIC
Core Size
16-Bit
Speed
60 MIPs
Connectivity
CAN, I²C, IrDA, LIN, QEI, SPI, UART/USART, USB OTG
Peripherals
Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number Of I /o
83
Program Memory Size
512KB (170K x 24)
Program Memory Type
FLASH
Eeprom Size
-
Ram Size
24K x 16
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 32x10b/12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-TQFP
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DSPIC33EP512MU810-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
DSPIC33EP512MU810-I/PT
Manufacturer:
Micron
Quantity:
200
Part Number:
DSPIC33EP512MU810-I/PT
Manufacturer:
MICRONCHIP
Quantity:
20 000
REGISTER 9-1:
 2009-2011 Microchip Technology Inc.
bit 3
bit 2
bit 1
bit 0
Note 1:
dsPIC33EPXXXMU806/810/814 and PIC24EPXXXGU810/814
2:
3:
Writes to this register require an unlock sequence. Refer to Section 7. “Oscillator” (DS70580) in the
“dsPIC33E/PIC24E Family Reference Manual” (available from the Microchip web site) for details.
Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted.
This applies to clock switches in either direction. In these instances, the application must switch to FRC
mode as a transition clock source between the two PLL modes.
This register resets only on a Power-on Reset (POR).
CF: Clock Fail Detect bit (read/clear by application)
1 = FSCM has detected clock failure
0 = FSCM has not detected clock failure
Unimplemented: Read as ‘0’
LPOSCEN: Secondary (LP) Oscillator Enable bit
1 = Enable Secondary Oscillator
0 = Disable Secondary Oscillator
OSWEN: Oscillator Switch Enable bit
1 = Request oscillator switch to selection specified by NOSC<2:0> bits
0 = Oscillator switch is complete
OSCCON: OSCILLATOR CONTROL REGISTER
Preliminary
(1,3)
(CONTINUED)
DS70616E-page 167

Related parts for DSPIC33EP512MU810-I/PT