CY8C3665AXI-010 Cypress Semiconductor Corp, CY8C3665AXI-010 Datasheet
CY8C3665AXI-010
Specifications of CY8C3665AXI-010
Available stocks
Related parts for CY8C3665AXI-010
CY8C3665AXI-010 Summary of contents
Page 1
... AHB – AMBA (advanced microcontroller bus architecture) high-performance bus, an ARM data transfer bus 2. This feature on select devices only. See Ordering Information 3. GPIOs with opamp outputs are not recommended for use with CapSense. Cypress Semiconductor Corporation Document Number: 001-53413 Rev. *L Programmable System-on-Chip (PSoC ® ...
Page 2
Contents 1. Architectural Overview ..................................................... 3 2. Pinouts ............................................................................... 5 3. Pin Descriptions .............................................................. 10 4. CPU ................................................................................... 11 4.1 8051 CPU ................................................................. 11 4.2 Addressing Modes .................................................... 11 4.3 Instruction Set .......................................................... 11 4.4 DMA and PHUB ....................................................... 15 ...
Page 3
Architectural Overview Introducing the CY8C36 family of ultra low-power, flash Programmable System-on-Chip (PSoC PSoC 3 and 32-bit PSoC 5 platform. The CY8C36 family provides configurable blocks of analog, digital, and interconnect circuitry around a CPU subsystem. The combination of ...
Page 4
In addition to the flexibility of the UDB array, PSoC also provides configurable digital blocks targeted at specific functions. For the CY8C36 family these blocks can include four 16-bit timers, 2 counters, and PWM blocks slave, master, and ...
Page 5
The CY8C36 family supports a wide supply operating range from 1.71 to 5.5 V. This allows operation from regulated supplies such as 1.8 ± 5%, 2.5 V ±10%, 3.3 V ± 10%, or 5.0 V ± 10%, or directly from ...
Page 6
TMS, SWDIO) P1[0] (GPIO, TCK, SWDCK) P1[1] (GPIO, Configurable XRES) P1[2] (GPIO, TDO, SWV) P1[3] (GPIO, TDI) P1[4] (GPIO, nTRST) P1[5] Notes 6. Pins are Do Not Use (DNU) on devices without USB. The pin must be left floating. ...
Page 7
P2[6] (GPIO) P2[7] (I2C0: SCL, SIO) P12[4] (I2C0: SDA, SIO) P12[5] (TMS, SWDIO, GPIO) P1[0] (TCK, SWDCK, GPIO) P1[1] (configurable XRES, GPIO) P1[2] (TDO, SWV, GPIO) P1[3] (TDI, GPIO) P1[4] (nTRST, GPIO) P1[5] Notes 8. Pins are Do Not ...
Page 8
P2[5] (GPIO) P2[6] (GPIO) P2[7] (I2C0: SCL, SIO) P12[4] (I2C0: SDA, SIO) P12[5] (GPIO) P6[4] (GPIO) P6[5] (GPIO) P6[6] (GPIO) P6[7] Vssb Ind Vboost Vbat Vssd XRES (GPIO) P5[0] (GPIO) P5[1] (GPIO) P5[2] (GPIO) P5[3] (TMS, SWDIO, GPIO) P1[0] ...
Page 9
Figure 2-5. Example Schematic for 100-pin TQFP Part With Power Connections Vddd Vssd Vssd 13 Vssd ...
Page 10
Figure 2-6. Example PCB Layout for 100-pin TQFP Part for Optimal Analog Performance Vssd Plane 3. Pin Descriptions IDAC0, IDAC1, IDAC2, IDAC3. Low resistance output pin for high current DACs (IDAC). [15] OpAmp0out, OpAmp1out , OpAmp2out, OpAmp3out High current output ...
Page 11
Vccd. Output of digital core regulator and input to digital core. The two Vccd pins must be shorted together, with the trace between them as short as possible, and a 1-µF capacitor to Vssd; see Power System on page 28. ...
Page 12
Table 4-1. Arithmetic Instructions Mnemonic ADD A,Rn Add register to accumulator ADD A,Direct Add direct byte to accumulator ADD A,@Ri Add indirect RAM to accumulator ADD A,#data Add immediate data to accumulator ADDC A,Rn Add register to accumulator with carry ...
Page 13
Table 4-2. Logical Instructions (continued) Mnemonic ORL A,#data OR immediate data to accumulator ORL Direct accumulator to direct byte ORL Direct, #data OR immediate data to direct byte XRL A,Rn XOR register to accumulator XRL A,Direct XOR direct ...
Page 14
Table 4-3. Data Transfer Instructions (continued) Mnemonic MOV @Ri, Direct Move direct byte to indirect RAM MOV @Ri, #data Move immediate data to indirect RAM MOV DPTR, #data16 Load data pointer with 16 bit constant MOVC A, @A+DPTR Move code ...
Page 15
Program Branching Instructions The 8051 supports a set of conditional and unconditional jump instructions that help to modify the program execution flow. shows the list of jump instructions. Table 4-5. Jump Instructions Mnemonic ACALL addr11 Absolute subroutine call LCALL ...
Page 16
DMA Features 24 DMA channels Each channel has one or more transaction descriptors (TD) to configure channel behavior 128 total TDs can be defined TDs can be dynamically updated Eight levels of priority per channel Any digitally ...
Page 17
Scatter Gather DMA In the case of scatter gather DMA, there are multiple noncontiguous sources or destinations that are required to effectively carry out an overall DMA transaction. For example, a packet may need to be transmitted off of ...
Page 18
CLK Arrival of new Interrupt INT_INPUT Pend bit is set on next system clock active edge PEND Interrupt is posted to ascertain the priority POST IRQ ACTIVE_INT_NUM NA (#10) NA INT_VECT_ADDR IRA IRC Interrupt generation and ...
Page 19
Interrupts form Fixed function blocks, DMA and UDBs Interrupts from UDBs Interrupts from Fixed Function Blocks Interrupt Interrupts 0 to routing logic 30 from DMA to select 31 sources Table 4-8. Interrupt Vector Table ...
Page 20
Table 4-8. Interrupt Vector Table (continued) # Fixed Function 22 USB Arb Int 23 USB Bus Int 24 USB Endpoint[0] 25 USB Endpoint Data 26 Reserved 27 LCD 28 DFB Int 29 Decimator Int 30 PHUB Error Int 31 EEPROM ...
Page 21
EEPROM PSoC EEPROM memory is a byte-addressable nonvolatile memory. The CY8C36 has EEPROM memory to store user data. Reads from EEPROM are random access at the byte level. Reads are done directly; writes are ...
Page 22
External Memory Interface CY8C36 provides an external memory interface (EMIF) for connecting to external memory devices. The connection allows read and write accesses to external memories. The EMIF operates in conjunction with UDBs, I/O ports, and other hardware to ...
Page 23
Figure 5-2. 8051 Internal Data Space 0x00 4 Banks, R0-R7 Each 0x1F 0x20 Bit-Addressable Area 0x2F 0x30 Lower Core RAM Shared with Stack Space (direct and indirect addressing) 0x7F 0x80 Upper Core RAM Shared with Stack Space (indirect addressing) 0xFF ...
Page 24
I/O Port SFRs The I/O ports provide digital input sensing, output drive, pin interrupts, connectivity for analog inputs and outputs, LCD, and access to peripherals through the DSI. Full information on I/O ports is found in I/O System and Routing ...
Page 25
System Integration 6.1 Clocking System The clocking system generates, divides, and distributes clocks throughout the PSoC system. For the majority of systems, no external crystal is required. The IMO and PLL together can generate MHz ...
Page 26
MHz 4-25 MHz IMO ECO 48 MHz Doubler for USB Digital Clock Divider 16 bit Digital Clock Divider 16 bit 7 Digital Clock Divider 16 bit Digital Clock Divider 16 bit Table 6-1. Oscillator Summary Source Fmin IMO 3 ...
Page 27
The PLL block provides a mechanism for generating clock frequencies based upon a variety of input sources. The PLL outputs clock frequencies in the range MHz. Its input and feedback dividers supply 4032 discrete ratios to ...
Page 28
Clock Distribution All seven clock sources are inputs to the central clock distribution system. The distribution system is designed to create multiple high precision clocks. These clocks are customized for the design’s requirements and eliminate the common problems found ...
Page 29
Power Modes PSoC 3 devices have four different power modes, as shown in Table 6-2 and Table 6-3. The power modes allow a design to easily provide required functionality and processing power while simultaneously minimizing power consumption and maximizing ...
Page 30
Figure 6-5. Power Mode Transitions Active Manual Sleep Hibernate Buzz Alternate Active 6.2.1.1 Active Mode Active mode is the primary operating mode of the device. When in active mode, the active configuration template bits control which available resources are enabled ...
Page 31
In standby mode, most boost functions are disabled, thus reducing power consumption of the boost circuit. The converter can be configured to provide low-power, low-current regulation in the standby mode. ...
Page 32
ALVI, DLVI, AHVI – Analog/Digital Low Voltage Interrupt, Analog High Voltage Interrupt Interrupt circuits are available to detect when Vdda and Vddd go outside a voltage range. For AHVI, Vdda is compared to a fixed trip level. For ALVI and ...
Page 33
Digital Input Path PRT[x]CTL PRT[x]DBL_SYNC_IN PRT[x]PS Digital System Input PICU[x]INTTYPE[y] PICU[x]INTSTAT Pin Interrupt Signal PICU[x]INTSTAT Digital Output Path PRT[x]SLW PRT[x]SYNC_OUT PRT[x]DR Digital System Output PRT[x]BYP PRT[x]DM2 PRT[x]DM1 PRT[x]DM0 Bidirectional Control PRT[x]BIE Analog Capsense Global Control CAPS[x]CFG1 PRT[x]AG Analog Global Enable ...
Page 34
Digital Input Path PRT[x]SIO_HYST_EN PRT[x]SIO_DIFF Reference Level PRT[x]DBL_SYNC_IN PRT[x]PS Digital System Input PICU[x]INTTYPE[y] PICU[x]INTSTAT Pin Interrupt Signal PICU[x]INTSTAT Digital Output Path Reference Level PRT[x]SIO_CFG PRT[x]SLW PRT[x]SYNC_OUT PRT[x]DR Digital System Output PRT[x]BYP PRT[x]DM2 PRT[x]DM1 PRT[x]DM0 Bidirectional Control PRT[x]BIE Digital Input Path ...
Page 35
Drive Modes Each GPIO and SIO pin is individually configurable into one of the eight drive modes listed in used for each pin (DM[2:0]) and set in the PRTxDM[2:0] registers. drive modes. Table 6-6 shows the I/O pin’s drive ...
Page 36
High Impedance Analog The default reset state with both the output driver and digital input buffer turned off. This prevents any current from flowing in the I/O’s digital input buffer due to a floating voltage. This state is recommended for ...
Page 37
ADC or comparators. In addition, select pins provide direct connections to specific analog features such as the high current ...
Page 38
Over Voltage Tolerance All I/O pins provide an over voltage tolerance feature at any operating There are no current limitations for the SIO pins as they present a high impedance load to the external circuit where ...
Page 39
Example Peripherals The flexibility of the CY8C36 family’s Universal Digital Blocks (UDBs) and Analog Blocks allow the user to create a wide range of components (peripherals). The most common peripherals were built and characterized by Cypress and are shown ...
Page 40
Document Number: 001-53413 Rev. *L Figure 7-2. PSoC Creator Framework ® PSoC 3: CY8C36 Family Data Sheet Page 40 of 126 ...
Page 41
Component Catalog Figure 7-3. Component Catalog The component catalog is a repository of reusable design elements that select device functionality and customize your PSoC device populated with an impressive selection of content; from simple primitives such as ...
Page 42
PSoC Creator contains all the tools necessary to complete a design, and then to maintain and extend that design for years to come. All steps of the design flow are carefully integrated and optimized for ease-of-use and to maximize productivity. ...
Page 43
Datapath Module The datapath contains an 8-bit single cycle ALU, with associated compare and condition generation logic. This datapath block is optimized to implement embedded functions, such as timers, counters, integrators, PWMs, PRS, CRC, shifters and dead band generators ...
Page 44
Independent of the ALU operation, these functions are available: Shift left Shift right Nibble swap Bitwise OR mask 7.2.2.3 Conditionals Each datapath has two compares, with bit masking options. Compare operands include the two accumulators and the two data registers ...
Page 45
UDB Array Description Figure 7-11 shows an example of a 16-UDB array. In addition to the array core, there are a DSI routing interfaces at the top and bottom of the array. Other interfaces that are not explicitly shown ...
Page 46
Figure 7-13. Digital System Interconnect Timer Interrupt CAN I2C Counters Controller Digital System Routing I/F UDB ARRAY Digital System Routing I/F Global IO Port SC/CT EMIF Del-Sig Clocks Pins Blocks Interrupt and DMA routing is very flexible in the CY8C36 ...
Page 47
Figure 7-17. I/O Pin Output Enable Connectivity 4 IO Control Signal Connections from UDB Array Digital System Interface PIN 0 PIN1 PIN2 PIN3 PIN4 Port i CAN Node 1 PSoC CAN Drivers CAN Controller En ...
Page 48
Tx Buffer Status TxReq Pending TxInterrupt Request (if enabled) RxMessage0 Rx Buffer Status RxMessage RxMessage1 Available RxMessage14 RxInterrupt RxMessage15 Request (if enabled) 7.6 USB PSoC includes a dedicated Full-Speed (12 Mbps) USB 2.0 transceiver supporting all four USB transfer types: ...
Page 49
Timers, Counters, and PWMs The Timer/Counter/PWM peripheral is a 16-bit dedicated peripheral providing three of the most common embedded peripheral features. As almost all embedded systems use some combination of timers, counters, and PWMs. Four of them have been ...
Page 50
Digital Filter Block Some devices in the CY8C36 family of devices have a dedicated HW accelerator block used for digital filtering. The DFB has a dedicated multiplier and accumulator that calculates a 24-bit by 24-bit multiply accumulate in one ...
Page 51
GPIO G Port The PSoC Creator software program provides a user friendly interface to configure the analog connections between the GPIO and various analog resources and connections from ...
Page 52
ExVrefL ExVrefL1 opamp0 opamp2 swinp GPIO swfol P0[4] swinn GPIO P0[5] GPIO * i0 abuf_vref_int P0[6] (1.024V) GPIO * i2 P0[7] cmp0_vref (1.024V) GPIO cmp_muxvn[1:0] P4[2] vref_cmp1 cmp1_vref (0.256V) GPIO bg_vda_res_en Vdda Vdda/2 P4[3] refbuf_vref1 ...
Page 53
Analog local buses (abus) are routing resources located within the analog subsystem and are used to route signals between different analog blocks. There are eight abus routes in CY8C36, four in the left half (abusl [0:3]) and four in the ...
Page 54
EoC signal is generated. To detect the end of conversion, the system may poll a control register for status or configure the external EoC signal to generate an interrupt ...
Page 55
LUT The CY8C36 family of devices contains four LUTs. The LUT is a two input, one output lookup table that is driven by any one or two of the comparators in the chip. The output of any LUT is ...
Page 56
The same opamps and block interfaces are also connectable to an array of resistors which allows the construction of a variety of continuous time functions. The opamp and resistor array is programmable to perform various analog functions including Naked operational ...
Page 57
PSoC Creator provides an LCD segment drive component. The component wizard provides easy and flexible configuration of LCD resources. You can specify pins for segments and commons along with other options. The software configures the device to meet the required ...
Page 58
Reference Source 8.9.1 Current DAC The current DAC (IDAC) can be configured for the ranges µ 256 µA, and 0 to 2.048 mA. The IDAC can be configured to source or sink current. 8.9.2 Voltage ...
Page 59
Down Mixer The SC/CT block can be used as a mixer to down convert an input signal. This circuit is a high bandwidth passive sample network that can sample input signals MHz. This sampled value is ...
Page 60
Figure 9-1. JTAG Interface Connections between PSoC 3 and Programmer Host Programmer 1 The voltage levels of Host Programmer and the PSoC 3 voltage domains involved in Programming should be same. The Port 1 JTAG pins, XRES pin (XRES_N or ...
Page 61
Serial Wire Debug Interface The SWD interface is the preferred alternative to the JTAG interface. It requires only two pins instead of the four or five needed by JTAG. SWD provides all of the programming and debugging features of ...
Page 62
Debug Features Using the JTAG or SWD interface, the CY8C36 supports the following debug features: Halt and single-step the CPU View and change CPU and peripheral registers, and RAM addresses Eight program address breakpoints One memory access breakpoint—break on ...
Page 63
Development Support The CY8C36 family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit psoc.cypress.com/getting-started to find out more. 10.1 Documentation A suite of documentation, supports the CY8C36 family ...
Page 64
Electrical Specifications Specifications are valid for –40 °C ≤ except where noted. The unique flexibility of the PSoC UDBs and analog blocks enable many functions to be implemented in PSoC Creator components, see the component data sheets ...
Page 65
Device Level Specifications Specifications are valid for –40 °C ≤ except where noted. 11.2.1 Device Level Specifications Table 11-2. DC Specifications Parameter Description V Analog supply voltage and input to DDA analog core regulator V Analog supply ...
Page 66
Table 11-2. DC Specifications (continued) Parameter Description [26] Sleep Mode CPU = OFF RTC = ON (= ECO32K ON, in low-power mode) Sleep timer = ON (= ILO ON at [27] 1 kHz) WDT = OFF Wake ...
Page 67
Figure 11-1. Active Mode Current vs F Temperature = 25 °C Figure 11-3. Active Mode Current MHz CPU Document Number: 001-53413 Rev 3.3 V, Figure 11-2. Active Mode Current vs Temperature ...
Page 68
Table 11-3. AC Specifications Parameter Description F CPU frequency CPU F Bus frequency BUSCLK Svdd V ramp rate DD T Time from V /V IO_INIT DDD DDA ≥ IPOR to I/O ports set to their reset states T Time ...
Page 69
Power Regulators Specifications are valid for –40 °C ≤ except where noted. 11.3.1 Digital Core Regulator Table 11-4. Digital Core Regulator DC Specifications Parameter Description V Input voltage DDD V Output voltage CCD Regulator output capacitor Figure ...
Page 70
Inductive Boost Regulator. Table 11-6. Inductive Boost Regulator DC Specifications Unless otherwise specified, operating conditions are µF || 0.1 µF BOOST Parameter Description V Input voltage BAT Includes startup [29, 30] I Load current OUT ...
Page 71
Table 11-7. Inductive Boost Regulator AC Specifications Unless otherwise specified, operating conditions are µF || 0.1 µF. BOOST Parameter Description V Ripple voltage RIPPLE (peak-to-peak) F Switching frequency SW Table 11-8. Recommended External Components for Boost ...
Page 72
Figure 11-10. Efficiency vs I OUT 3.3 V BAT OUT Figure 11-12. Efficiency vs Switching Frequency OUT BAT OUT Document Number: 001-53413 ...
Page 73
Inputs and Outputs Specifications are valid for –40 °C ≤ except where noted. Unless otherwise specified, all charts and graphs show typical values. 11.4.1 GPIO Table 11-9. GPIO DC Specifications Parameter Description V Input voltage high threshold ...
Page 74
Table 11-10. GPIO AC Specifications Parameter Description TriseF Rise time in Fast Strong Mode TfallF Fall time in Fast Strong Mode TriseS Rise time in Slow Strong Mode TfallS Fall time in Slow Strong Mode GPIO output operating frequency 2.7 ...
Page 75
SIO Table 11-11. SIO DC Specifications Parameter Description Vinmax Maximum input voltage Vinref Input voltage reference (Differ- ential input mode) Output voltage reference (Regulated output mode) Voutref Input voltage high threshold V GPIO mode IH Differential input mode Input ...
Page 76
Figure 11-17. SIO Output High Voltage and Current, Unregulated Mode Figure 11-19. SIO Output High Voltage and Current, Regulat- ed Mode Table 11-12. SIO AC Specifications Parameter Description TriseF Rise time in Fast Strong Mode [37] (90/10%) TfallF Fall time ...
Page 77
Table 11-12. SIO AC Specifications (continued) Parameter Description SIO output operating frequency 2.7 V < V < 5.5 V, Unregu- DDIO lated output (GPIO) mode, fast strong drive mode 1.71 V < V < 2.7 V, Unregu- DDIO lated output ...
Page 78
Table 11-13. USBIO DC Specifications Parameter Description Volusb Static output low Vihgpio Input voltage high, GPIO mode Vilgpio Input voltage low, GPIO mode Vohgpio Output voltage high, GPIO mode Volgpio Output voltage low, GPIO mode Vdi Differential input sensitivity Vcm ...
Page 79
Table 11-14. USBIO AC Specifications Parameter Description Tdrate Full-speed data rate average bit rate Tjr1 Receiver data jitter tolerance to next transition Tjr2 Receiver data jitter tolerance to pair transition Tdj1 Driver differential jitter to next transition Tdj2 Driver differential ...
Page 80
XRES Table 11-16. XRES DC Specifications Parameter Description V Input voltage high threshold IH V Input voltage low threshold IL Rpullup Pull-up resistor [39] C Input capacitance IN V Input voltage hysteresis H [39] (Schmitt–Trigger) Idiode Current through protection ...
Page 81
Figure 11-25. Opamp Voffset Histogram, 3388 samples/847 parts, 25 °C, Vdda = 5 V Figure 11-27. Opamp Voffset vs Vcommon and Vdda, 25 °C Figure 11-29. Opamp Operating Current vs Vdda and Power Mode Document Number: 001-53413 Rev. *L ® ...
Page 82
Table 11-19. Opamp AC Specifications Parameter Description GBW Gain-bandwidth product SR Slew rate, 20% - 80% e Input noise density n Figure 11-30. Opamp Noise vs Frequency, Power Mode = High, Vdda = 5V Figure 11-32. Opamp Step Response, Falling ...
Page 83
Delta-Sigma ADC Unless otherwise specified, operating conditions are: Operation in continuous sample mode fclk = 6.144 MHz Reference = 1.024 V internal reference bypassed on P3.2 or P0.3 Unless otherwise specified, all charts and graphs show typical values Table ...
Page 84
Table 11-21. Delta-sigma ADC AC Specifications Parameter Description Startup time [43] THD Total harmonic distortion 12-Bit Resolution Mode SR12 Sample rate, continuous, high power BW12 Input bandwidth at max sample rate SINAD12int Signal to noise ratio, 12-bit, internal reference 8-Bit ...
Page 85
Voltage Reference Table 11-23. Voltage Reference Specifications See also ADC external reference specifications in Section 11.5.2. Parameter Description V Precision reference voltage REF [44] Temperature drift Long term drift Thermal cycling drift (stability) 11.5.4 Analog Globals Table 11-24. Analog ...
Page 86
Comparator Table 11-25. Comparator DC Specifications Parameter Description Input offset voltage in fast mode V OS Input offset voltage in slow mode Input offset voltage in fast mode V OS Input offset voltage in slow mode V Input offset ...
Page 87
Table 11-27. IDAC DC Specifications (continued) Parameter Description Eg Gain error TC_Eg Temperature coefficient of gain error INL Integral nonlinearity DNL Differential nonlinearity Vcompliance Dropout voltage, source or sink mode I Operating current, code = 0 DD Document Number: 001-53413 ...
Page 88
Figure 11-34. IDAC INL vs Input Code, Range = 255 µA, Source Mode Figure 11-36. IDAC DNL vs Input Code, Range = 255 µA, Source Mode Figure 11-38. IDAC INL vs Temperature, Range = 255 µA, Fast Mode Document Number: ...
Page 89
Figure 11-40. IDAC Full Scale Error vs Temperature, Range = 255 µA, Source Mode Figure 11-42. IDAC Operating Current vs Temperature, Range = 255 µA, Code = 0, Source Mode Document Number: 001-53413 Rev. *L ® PSoC 3: CY8C36 Family ...
Page 90
Table 11-28. IDAC AC Specifications Parameter Description F Update rate DAC T Settling time to 0.5 LSB SETTLE Figure 11-44. IDAC Step Response, Codes 0x40 - 0xC0, 255 µA Mode, Source Mode, Fast Mode, Vdda = 5 V Figure 11-46. ...
Page 91
Voltage Digital to Analog Converter (VDAC) See the VDAC component data sheet in PSoC Creator for full electrical specifications and APIs. Unless otherwise specified, all charts and graphs show typical values. Table 11-29. VDAC DC Specifications Parameter Description Resolution ...
Page 92
Figure 11-49. VDAC INL vs Temperature Mode Figure 11-51. VDAC Full Scale Error vs Temperature Mode Figure 11-53. VDAC Operating Current vs Temperature, 1V Mode, Slow Mode Document Number: 001-53413 Rev. *L ® PSoC 3: CY8C36 ...
Page 93
Table 11-30. VDAC AC Specifications Parameter Description F Update rate DAC TsettleP Settling time to 0.1%, step 25% to 75% TsettleN Settling time to 0.1%, step 75% to 25% Figure 11-55. VDAC Step Response, Codes 0x40 - 0xC0 ...
Page 94
Mixer The mixer is created using a SC/CT analog block; see the Mixer component data sheet in PSoC Creator for full electrical specifications and APIs. Table 11-31. Mixer DC Specifications Parameter Description V Input offset voltage OS Quiescent current ...
Page 95
Programmable Gain Amplifier The PGA is created using a SC/CT analog block; see the PGA component data sheet in PSoC Creator for full electrical specifications and APIs. Unless otherwise specified, operating conditions are: Operating temperature = 25 °C for ...
Page 96
Table 11-36. PGA AC Specifications Parameter Description BW1 –3 dB bandwidth SR1 Slew rate e Input noise density n Figure 11-59. Bandwidth vs. Temperature, at Different Gain Settings, Power Mode = High 11.5.11 Temperature Sensor Table 11-37. Temperature Sensor Specifications ...
Page 97
Digital Peripherals Specifications are valid for –40 °C ≤ except where noted. 11.6.1 Timer The following specifications apply to the Timer/Counter/PWM peripheral in timer mode. Timers can also be implemented in UDBs; for more information, see the ...
Page 98
Pulse Width Modulation The following specifications apply to the Timer/Counter/PWM peripheral, in PWM mode. PWM components can also be implemented in UDBs; for more information, see the PWM component data sheet in PSoC Creator. Table 11-44. PWM DC Specifications ...
Page 99
Digital Filter Block Table 11-50. DFB DC Specifications Parameter Description DFB operating current Table 11-51. DFB AC Specifications Parameter Description F DFB operating frequency DFB 11.6.6 USB Table 11-52. USB DC Specifications Parameter Description V Device supply for USB ...
Page 100
Universal Digital Blocks (UDBs) PSoC Creator provides a library of prebuilt and tested standard digital peripherals (UART, SPI, LIN, PRS, CRC, timer, counter, PWM, AND, OR, and so on) that are mapped to the UDB array. See the component ...
Page 101
Memory Specifications are valid for –40 °C ≤ except where noted. 11.7.1 Flash Table 11-54. Flash DC Specifications Parameter Description Erase and program voltage Table 11-55. Flash AC Specifications Parameter Description T Row write time (erase + ...
Page 102
Nonvolatile Latches (NVL)) Table 11-58. NVL DC Specifications Parameter Description Erase and program voltage Table 11-59. NVL AC Specifications Parameter Description NVL endurance NVL data retention time 11.7.4 SRAM Table 11-60. SRAM DC Specifications Parameter Description V SRAM retention ...
Page 103
External Memory Interface EM_ CEn Taddrv EM_ Addr EM_ OEn EM_ WEn EM_ Data Table 11-62. Asynchronous Read Cycle Specifications Parameter Description T EMIF clock period Tcel EM_CEn low time Taddrv EM_CEn low to EM_Addr valid Taddrh Address hold ...
Page 104
Taddrv EM_ Addr EM_ CEn EM_ WEn EM_ OEn EM_ Data Table 11-63. Asynchronous Write Cycle Specifications Parameter Description [52] T EMIF clock period Tcel EM_CEn low time Taddrv EM_CEn low to EM_Addr valid Taddrh Address hold time after EM_WEn ...
Page 105
EM_ Clock EM_ CEn EM_ Addr EM_ OEn EM_ Data EM_ ADSCn Table 11-64. Synchronous Read Cycle Specifications Parameter Description [53] T EMIF clock period Tcp/2 EM_Clock pulse high Tceld EM_CEn low to EM_Clock high Tcehd EM_Clock high to EM_CEn ...
Page 106
EM_ Clock EM_ CEn EM_ Addr EM_ WEn EM_ Data EM_ ADSCn Table 11-65. Synchronous Write Cycle Specifications Parameter Description [54] T EMIF clock Period Tcp/2 EM_Clock pulse high Tceld EM_CEn low to EM_Clock high Tcehd EM_Clock high to EM_CEn ...
Page 107
PSoC System Resources Specifications are valid for –40 °C ≤ except where noted. 11.8.1 POR with Brown Out For brown out detect in regulated mode, V mode. Table 11-66. Precise Power On Reset (PRES) with Brown Out ...
Page 108
Interrupt Controller Table 11-70. Interrupt Controller AC Specifications Parameter Description Delay from interrupt signal input to ISR code execution from ISR code 11.8.4 JTAG Interface TCK T_TDI_setup TDI TDO T_TMS_setup TMS Table 11-71. JTAG Interface AC Specifications Parameter Description ...
Page 109
SWD Interface SWDCK SWDIO (PSoC 3 reading on SWDIO) SWDIO (PSoC 3 writing to SWDIO) Table 11-72. SWD Interface AC Specifications Parameter Description f_SWDCK SWDCLK frequency T_SWDI_setup SWDIO input setup before SWDCK high T = 1/f_SWDCK max T_SWDI_hold SWDIO ...
Page 110
Clocking Specifications are valid for –40 °C ≤ except where noted. 11.9.1 32 kHz External Crystal Table 11-74. 32 kHz External Crystal DC Specifications Parameter Description I Operating current CC CL External crystal capacitance DL Drive level ...
Page 111
Figure 11-68. IMO Current vs. Frequency Table 11-77. IMO AC Specifications Parameter Description IMO frequency stability (with factory trim) 62.6 MHz 48 MHz 24 MHz – Non USB mode F IMO 24 MHz – USB mode 12 MHz 6 MHz ...
Page 112
Figure 11-69. IMO Frequency Variation vs. Temperature 11.9.3 Internal Low Speed Oscillator Table 11-78. ILO DC Specifications Parameter Description Operating current I CC Leakage current Table 11-79. ILO AC Specifications Parameter Description Startup time, all frequencies ILO frequencies (trimmed) 100 ...
Page 113
External Crystal Oscillator Table 11-80. ECO AC Specifications Parameter Description F Crystal frequency range 11.9.5 External Clock Reference Table 11-81. External Clock Reference AC Specifications Parameter Description External frequency range Input duty cycle range Input edge rate 11.9.6 Phase-Locked ...
Page 114
... PSoC Creator makes a part recommendation after you choose the components required by your application. All CY8C36 derivatives incorporate device and flash security in user-selectable security levels; see the TRM for details. Table 12-1. CY8C36 Family with Single Cycle 8051 MCU Core Part Number 32 KB Flash CY8C3665AXI-010 ✔ 12-bit Del-Sig ...
Page 115
Part Numbering Conventions PSoC 3 devices follow the part numbering convention described here. All fields are single character alphanumeric ( … …, Z) unless stated otherwise. CY8Cabcdefg-xxx a: Architecture 3: PSoC 3 5: PSoC ...
Page 116
Packaging Table 13-1. Package Characteristics Parameter Description T Operating ambient temperature A T Operating junction temperature J Package θ T (48-pin SSOP Package θ T (48-pin QFN Package θ T (68-pin QFN Package ...
Page 117
BSC TOP VIEW 7.00±0. PIN 1 DOT LASER MARK 12 13 NOTES: 1. HATCH AREA IS SOLDERABLE EXPOSED METAL. 2. REFERENCE JEDEC#: MO-220 3. PACKAGE WEIGHT: 0.13g 4. ALL DIMENSIONS ARE ...
Page 118
Figure 13-3. 68-pin QFN 8×8 with 0.4 mm Pitch Package Outline (Sawn Version) TOP VIEW 8.000±0.100 PIN 1 DOT LASER MARK NOTES: 1. HATCH AREA IS SOLDERABLE EXPOSED METAL. 2. REFERENCE JEDEC#: MO-220 ...
Page 119
Acronyms Table 14-1. Acronyms Used in this Document Acronym Description abus analog local bus ADC analog-to-digital converter AG analog global AHB AMBA (advanced microcontroller bus archi- tecture) high-performance bus, an ARM data transfer bus ALU arithmetic logic unit AMUXBUS ...
Page 120
Table 14-1. Acronyms Used in this Document (continued) Acronym Description PHUB peripheral hub PHY physical layer PICU port interrupt control unit PLA programmable logic array PLD programmable logic device, see also PAL PLL phase-locked loop PMDD package material declaration data ...
Page 121
Document Conventions 16.1 Units of Measure Table 16-1. Units of Measure Symbol Unit of Measure °C degrees Celsius dB decibels fF femtofarads Hz hertz KB 1024 bytes kbps kilobits per second Khr kilohours kHz kilohertz kΩ kilohms ksps kilosamples ...
Page 122
Revision History ® Description Title: PSoC 3: CY8C36 Family Data Sheet Programmable System-on-Chip (PSoC Document Number: 001-53413 Submission Rev. ECN No. Date ** 2714854 06/04/09 *A 2758970 09/02/09 *B 2824546 12/09/09 *C 2873322 02/04/10 Document Number: 001-53413 Rev. *L ...
Page 123
Description Title: PSoC 3: CY8C36 Family Data Sheet Programmable System-on-Chip (PSoC Document Number: 001-53413 *D 2903576 04/01/10 Document Number: 001-53413 Rev. *L MKEA Updated Vb pin in PCB Schematic Updated Tstartup parameter in AC Specifications table Added Load regulation ...
Page 124
Description Title: PSoC 3: CY8C36 Family Data Sheet Programmable System-on-Chip (PSoC Document Number: 001-53413 *E 2938381 05/27/10 *F 2958674 06/22/10 *G 2989685 08/04/10 *H 3078568 11/04/10 *I 3107314 12/10/2010 *J 3179219 02/22/2011 Document Number: 001-53413 Rev. *L MKEA Replaced ...
Page 125
Description Title: PSoC 3: CY8C36 Family Data Sheet Programmable System-on-Chip (PSoC Document Number: 001-53413 *K 3200146 03/28/2011 *L 3259185 05/17/2011 Document Number: 001-53413 Rev. *L MKEA Removed Preliminary status from the data sheet. Updated JTAG ID Deleted Cin_G1, ADC ...
Page 126
... Cypress against all charges. Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement ...