ADUC7036DCPZ-RL Analog Devices Inc, ADUC7036DCPZ-RL Datasheet - Page 73

no-image

ADUC7036DCPZ-RL

Manufacturer Part Number
ADUC7036DCPZ-RL
Description
SFlash 96k ARM7 Dual 16-Bit ADC LIN I.C.
Manufacturer
Analog Devices Inc
Series
MicroConverter® ADuC7xxxr
Datasheet

Specifications of ADUC7036DCPZ-RL

Core Processor
ARM7
Core Size
16/32-Bit
Speed
20.48MHz
Connectivity
LIN, SPI, UART/USART
Peripherals
PSM, Temp Sensor, WDT
Number Of I /o
9
Program Memory Size
96KB (96K x 8)
Program Memory Type
FLASH
Eeprom Size
-
Ram Size
6K x 8
Voltage - Supply (vcc/vdd)
3.5 V ~ 18 V
Data Converters
A/D 2x16b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 115°C
Package / Case
48-VFQFN Exposed Pad, CSP
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Starting Timer2
When starting Timer2, it is recommended to first load Timer2
with the required TxLD value. Next, start the timer by setting
the T2CON bits as required. This enables the timer, but only
once the T2CON bits have been latched internally in the
Timer2 clock domain. Therefore, it is advised that a delay of
more than three clock periods (that is, 100 μs for a 32 kHz timer
clock source) is inserted to allow both the T2LD value and the
Example Code
T2LD = 0x1;
T2CON = 0x02CF;
Delay(100us);
T2CLRI = 0 ;
IRQEN = WAKEUP_TIMER_BIT;
//Reload Timer
//Enable T2—Low Power
//Include Delay to ensure T2CON bits take effect
//*ClearTimerIrq
//Unmask Timer2
Rev. C | Page 73 of 132
Osc, 32768 prescaler
T2CON value to be latched through the synchronization logic
and reach the Timer2 domain.
After the delay, it is recommended that any (inadvertent)
Timer2 interrupts are now cleared using T2CLRI=0x00. Finally,
the Timer2 system interrupt can be unmasked by setting the
appro-priate bit in the IRQEN MMR. An example of this code
is as follows, where the assumption is that Timer2 is halted:
ADuC7036

Related parts for ADUC7036DCPZ-RL