AD9985KSTZ-140 Analog Devices Inc, AD9985KSTZ-140 Datasheet - Page 17

• Manufacturer Part Number: AD9985KSTZ-140
• Description: IC,Data Acquisition Signal Conditioner,3-CHANNEL,8-BIT,CMOS,QFP,80PIN,PLASTIC
• Manufacturer: Analog Devices Inc

Specifications of AD9985KSTZ-140

• Applications: Video
• Interface: Serial Port
• Voltage - Supply: 2.2 V ~ 3.45 V
• Package / Case: 80-LQFP
• Mounting Type: Surface Mount
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Hex
Address
03H
04H
05H
06H
07H
08H
09H
0AH
0BH
0CH
0DH
0EH
0FH
10H
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Write and
Read or
Read Only
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Bits
7:3
7:3
7:0
7:0
7:0
7:0
7:0
7:0
7:1
7:1
7:1
7:0
7:1
7:3
Default
Value
01******
**001***
10000***
10000000
10000000
00100000
10000000
10000000
10000000
1000000*
1000000*
1000000*
0*******
*1******
**0*****
***0****
****0***
*****0**
******0*
*******0
0*******
*1******
**0*****
***0****
****1***
*****1**
******1*
10111***
Register Name
Phase Adjust
Clamp
Placement
Clamp Duration
Hsync Output
Pulsewidth
Red Gain
Green Gain
Blue Gain
Red Offset
Green Offset
Blue Offset
Sync Control
Sync-on-Green
Threshold
Rev. 0 | Page 17 of 32
Function
Bits [7:6] VCO Range. Selects VCO frequency range. (See PLL
description.)
Bits [5:3] Charge Pump Current. Varies the current that drives the
low-pass filter. (See PLL description.)
ADC Clock Phase Adjustment. Larger values mean more delay.
(1 LSB = T/32)
Places the clamp signal an integer number of clock periods after the
trailing edge of the Hsync signal.
Number of clock periods that the clamp signal is actively clamping.
Sets the number of pixel clocks that HSOUT will remain active.
Controls ADC input range (contrast) of each respective channel.
Greater values give less contrast.
Controls dc offset (brightness) of each respective channel. Greater
values decrease brightness.
Bit 7 – Hsync Polarity Override. (Logic 0 = Polarity determined by chip,
Logic 1 = Polarity set by Bit 6 in Register 0EH.)
Bit 6 – Hsync Input Polarity. Indicates polarity of incoming Hsync signal
to the PLL. (Logic 0 = Active Low, Logic 1 = Active High.)
Bit 5 – Hsync Output Polarity. (Logic 0 = Logic High Sync, Logic 1 =
Logic Low Sync.)
Bit 4 – Active Hsync Override. If set to Logic 1, the user can select the
Hsync to be used via Bit 3. If set to Logic 0, the active interface is
selected via Bit 6 in Register 14H.
Bit 3 – Active Hsync Select. Logic 0 selects Hsync as the active sync.
Logic 1 selects Sync-on-Green as the active sync. Note that the
indicated Hsync will be used only if Bit 4 is set to Logic 1 or if both
syncs are active. (Bits 1, 7 = Logic 1 in Register 14H.)
Bit 2 – Vsync Output Invert. (Logic 1 = No Invert, Logic 0 = Invert.)
Bit 1 – Active Vsync Override. If set to Logic 1, the user can select the
Vsync to be used via Bit 0. If set to Logic 0, the active interface is
selected via Bit 3 in Register 14H.
Bit 0 – Active Vsync Select. Logic 0 selects raw Vsync as the output
Vsync. Logic 1 selects sync separated Vsync as the output Vsync. Note
that the indicated Vsync will be used only if Bit 1 is set to Logic 1.
Bit 7 – Clamp Function. Chooses between Hsync for Clamp signal or
another external signal to be used for clamping. (Logic 0 = Hsync,
Logic 1 = Clamp.)
Bit 6 – Clamp Polarity. Valid only with external Clamp signal. (Logic 0 =
Active High, Logic 1 Selects Active Low.)
Bit 5 – Coast Select. Logic 0 selects the coast input pins to be used for
the PLL coast. Logic 1 selects Vsync to be used for the PLL coast.
Bit 4 – Coast Polarity Override. (Logic 0 = Polarity determined by chip,
Logic 1 = Polarity set by Bit 3 in Register 0FH.)
Bit 3 – Coast Polarity. Selects polarity of external Coast signal. (Logic 0
= Active Low, Logic 1 = Active High.)
Bit 2 – Seek Mode Override. (Logic 1 = Allow Low Power Mode, Logic 0
= Disallow Low Power Mode.)
Bit 1 – PWRDN. Full Chip Power-Down, Active Low. (Logic 0 = Full Chip
Power-Down, Logic 1 = Normal.)
Sync-on-Green Threshold. Sets the voltage level of the Sync-on-Green
slicer’s comparator.
AD9985