5M2210ZF256C5N Altera, 5M2210ZF256C5N Datasheet - Page 67

• Manufacturer Part Number: 5M2210ZF256C5N
• Description: ALTERA
• Manufacturer: Altera
• Series: MAX Vr

Specifications of 5M2210ZF256C5N

• Cpld Type: FLASH
• No. Of Macrocells: 1700
• No. Of I/o's: 271
• Propagation Delay: 7.5ns
• Global Clock Setup Time: 4.6ns
• Frequency: 201.1MHz
• Supply Voltage Range: 1.71V To 1.89V
• Programmable Type: In System Programmable
• Delay Time Tpd(1) Max: 7.0ns
• Voltage Supply - Internal: 1.71 V ~ 1.89 V
• Number Of Logic Elements/blocks: 2210
• Number Of Macrocells: 1700
• Number Of Gates: -
• Number Of I /o: 203
• Operating Temperature: 0°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 256-LBGA
• Rohs Compliant: Yes
• Lead Free Status / Rohs Status: Vendor undefined / RoHS Compliant

www.altera.com/training
Course Category
Productivity
Design languages
Software
System
integration and
embedded design
Memory interfaces Implement interfaces to external memory
DSP and video
system design
Design security
General Description
Learn the recommended design methodology to maximize
productivity and minimize design cycle time
Attain the skills needed to design with Verilog HDL and VHDL
for programmable logic
Acquire design entry, compilation, programming, verification,
and optimization skills by learning how to use both basic and
advanced features of Quartus II software
Build hierarchical systems by integrating IP and custom logic.
Learn to design a Nios II soft-core microprocessor system in an
Altera FPGA
Solve DSP and video system design challenges using Altera
technology
Create secure, reliable designs using the Quartus II design
separation flow
(All Courses Are One Day in Length Unless Otherwise Noted)
Altera Instructor-Led and Virtual Classroom Courses
Virtual Classroom Courses Denoted with a *
Instructor-Led and Virtual Classroom Courses
Course Titles
• Best Practices for Maximizing FPGA Design Productivity*
• Introduction to VHDL*
• Advanced VHDL Design Techniques*
• Introduction to Verilog HDL*
• Advanced Verilog HDL Design Techniques*
• The Quartus II Software Design Series: Foundation*
• The Quartus II Software Debug and Analysis Tools
• The Quartus II Software Design Series: Timing Analysis*
• Advanced Timing Analysis with TimeQuest*
• The Quartus II Software Design Series: Optimization*
• System Integration with Qsys (course length: two days)
• Designing with the Nios II Processor and Qsys
• Developing Software for the Nios II Processor
• Implementing High-Speed Memory Interfaces with
• Designing with DSP Builder Standard Blockset
• Designing with DSP Builder Advanced Blockset*
• Video System Design with the Video and Imaging
• Cyclone III LS Design Separation Flow*
(course length: two days)
(course length: two days)
(course length: two days)
Altera FPGAs
Processing Framework
Altera Product Catalog
•
2011
•
www.altera.com
Training
65