MCP23S08-E/ML Microchip Technology, MCP23S08-E/ML Datasheet - Page 21
![IC, I/O EXPANDER, 8BIT, 10MHZ, QFN-20](/photos/6/64/66481/c04-126_ml_sml.jpg)
MCP23S08-E/ML
Manufacturer Part Number
MCP23S08-E/ML
Description
IC, I/O EXPANDER, 8BIT, 10MHZ, QFN-20
Manufacturer
Microchip Technology
Datasheet
1.MCP23008-EP.pdf
(44 pages)
Specifications of MCP23S08-E/ML
Chip Configuration
8 Bit
Bus Frequency
10MHz
Ic Interface Type
SPI
No. Of I/o's
8
Supply Voltage Range
1.8V To 5.5V
Digital Ic Case Style
QFN
No. Of Pins
20
Interface
SPI
Number Of I /o
8
Interrupt Output
Yes
Frequency - Clock
10MHz
Voltage - Supply
1.8 V ~ 5.5 V
Operating Temperature
-40°C ~ 125°C
Mounting Type
Surface Mount
Package / Case
20-VQFN Exposed Pad, 20-HVQFN, 20-SQFN, 20-DHVQFN
Includes
POR
Interface Type
SPI
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
GPIODM-KPLCD - BOARD DEMO LCD GPIO EXP KEYPAD
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MCP23S08-E/ML
Manufacturer:
Microchip
Quantity:
1 800
Company:
Part Number:
MCP23S08-E/ML
Manufacturer:
MICROCHIP
Quantity:
2 100
Part Number:
MCP23S08-E/ML
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
1.7
The interrupt output pin will activate if an internal
interrupt occurs. The interrupt block is configured by
the following registers:
• GPINTEN – enables the individual inputs
• DEFVAL – holds the values that are compared
• INTCON – controls if the input values are
• IOCON (ODR and INPOL) – configures the INT
Only pins configured as inputs can cause interrupts.
Pins configured as outputs have no affect on INT.
Interrupt activity on the port will cause the port value to
be captured and copied into INTCAP. The interrupt will
remain active until the INTCAP or GPIO register is
read. Writing to these registers will not affect the
interrupt.
The first interrupt event will cause the port contents to
be copied into the INTCAP register. Subsequent
interrupt conditions on the port will not cause an
interrupt to occur as long as the interrupt is not cleared
by a read of INTCAP or GPIO.
1.7.1
There are two possible configurations to cause
interrupts (configured via INTCON):
1.
2.
See Figure 1-6 and Figure 1-7 for more information on
interrupt operations.
© 2007 Microchip Technology Inc.
against the associated input port values
compared against DEFVAL or the previous values
on the port
pin as push-pull, open-drain and active-level
Pins configured for interrupt-on-pin-change
will cause an interrupt to occur if a pin changes
to the opposite state. The default state is reset
after an interrupt occurs. For example, an
interrupt occurs by an input changing from 1 to
0. The new initial state for the pin is a logic 0.
Pins configured for interrupt-on-change from
register value will cause an interrupt to occur if
the corresponding input pin differs from the
register bit. The interrupt condition will remain as
long as the condition exists, regardless if the
INTAP or GPIO is read.
Interrupt Logic
INTERRUPT CONDITIONS
MCP23008/MCP23S08
FIGURE 1-6:
FIGURE 1-7:
GP:
GP2
INT
Port value
is captured
into INTCAP
GPx
INT
Port value
is captured
into INTCAP
7
X
6
X
ACTIVE
ACTIVE
5
X
INTERRUPT-ON-PIN-
CHANGE
Read GPIU
or INTCAP
INTERRUPT-ON-CHANGE
FROM REGISTER
DEFAULT
DEFVAL
4
X
(INT clears only if interrupt
condition does not exist.)
3
X
Read GPIU
or INTCAP
ACTIVE
2
0
DS21919E-page 21
Port value
is captured
into INTCAP
ACTIVE
1
X
0
X