MCB1114 Keil, MCB1114 Datasheet - Page 27

• Manufacturer Part Number: MCB1114
• Description: BOARD EVALUATION FOR NXP LPC1114
• Manufacturer: Keil

Specifications of MCB1114

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

NXP Semiconductors
LPC1111_12_13_14_0
Objective data sheet
CAUTION
7.16.2 Brownout detection
7.16.3 Code security (Code Read Protection - CRP)
7.16.4 APB interface
7.16.5 AHBLite
7.16.6 External interrupt inputs
The LPC1111/12/13/14 includes four levels for monitoring the voltage on the V
If this voltage falls below one of the four selected levels, the BOD asserts an interrupt
signal to the NVIC. This signal can be enabled for interrupt in the Interrupt Enable
Register in the NVIC in order to cause a CPU interrupt; if not, software can monitor the
signal by reading a dedicated status register. An additional threshold level can be selected
to cause a forced reset of the chip.
This feature of the LPC1111/12/13/14 allows user to enable different levels of security in
the system so that access to the on-chip flash and use of the JTAG and ISP can be
restricted. When needed, CRP is invoked by programming a specific pattern into a
dedicated flash location. IAP commands are not affected by the CRP.
There are three levels of Code Read Protection:
In addition to the three CRP levels, sampling of pin PIO0_1 for valid user code can be
disabled. For details see the LPC11xx user manual.
The APB peripherals are located on one APB bus.
The AHBLite connects the CPU bus of the ARM Cortex-M0 to the flash memory, the main
static RAM, and the Boot ROM.
All GPIO pins can be level or edge sensitive interrupt inputs.
1. CRP1 disables access to chip via the JTAG and allows partial flash update (excluding
2. CRP2 disables access to chip via the JTAG and only allows full flash erase and
3. Running an application with level CRP3 selected fully disables any access to chip via
flash sector 0) using a limited set of the ISP commands. This mode is useful when
CRP is required and flash field updates are needed but all sectors can not be erased.
update using a reduced set of the ISP commands.
the JTAG pins and the ISP. This mode effectively disables ISP override using PIO0_1
pin, too. It is up to the user’s application to provide (if needed) flash update
mechanism using IAP calls or call reinvoke ISP command to enable flash update via
UART0.
If level three Code Read Protection (CRP3) is selected, no future factory testing can be
performed on the device.
Rev. 00.11 — 13 November 2009
LPC1111/12/13/14
© NXP B.V. 2009. All rights reserved.
DD(3V3)
27 of 53
pin.