MC13783VK5 Freescale Semiconductor, MC13783VK5 Datasheet - Page 20

no-image

MC13783VK5

Manufacturer Part Number
MC13783VK5
Description
IC PWR MNGMNT ATLAS 3G 247MAPBGA
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC13783VK5

Applications
Handheld/Mobile Devices
Operating Temperature
-30°C ~ 85°C
Mounting Type
*
Package / Case
247-MAPBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Supply
-
Voltage - Supply
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC13783VK5
Manufacturer:
INTERSIL
Quantity:
310
Part Number:
MC13783VK5
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC13783VK5
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MC13783VK5
Quantity:
33
Part Number:
MC13783VK5R2
Manufacturer:
FREESCA
Quantity:
276
Part Number:
MC13783VK5R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC13783VK5R2
Manufacturer:
FREESCALE
Quantity:
20 000
Functional Description
20
1
T
T
T
T
T
T
T
T
T
T
T
T
Parameter
wrtsu
wrthld
rdsu
rdhld
rden
rddis
selsu
selhld
sellow
clkper
clkhigh
clklow
Equivalent to a maximum clock frequency of 20 MHz.
Input High CS, MOSI, CLK
Input Low CS, MOSI, CLK
Output Low MISO, INT
Output High MISO, INT
Note: VCC refers to PRIVCC and SECVCC respectively.
CS
CLK
MOSI
MISO
Parameter
T
rden
Time CS has to be high before the first rising edge of CLK
Time CS has to remain high after the last falling edge of CLK
Time CS has to remain low between two transfers
Clock period of CLK
Part of the clock period where CLK has to remain high
Part of the clock period where CLK has to remain low
Time MOSI has to be stable before the next rising edge of CLK
Time MOSI has to remain stable after the rising edge of CLK
Time MISO will be stable before the next rising edge of CLK
Time MISO will remain stable after the falling edge of CLK
Time MISO needs to become active after the rising edge of CS
Time MISO needs to become inactive after the falling edge of CS
T
wrtsu
T
Table 7. SPI Interface Logic IO Specifications
selsu
Table 6. SPI Interface Timing Specifications
Figure 4. SPI Interface Timing Diagram
MC13783 Technical Data, Rev. 3.5
T
wrthld
T
rdsu
1
Output sink 100 μA
Output source 100 μA
T
clkhigh
Condition
Description
T
clkper
T
clklow
T
rdhld
0.7*VCC
VCC-0.2
Min
0
0
T
rddis
T
selhld
VCC+0.5
0.3*VCC
T
sellow
VCC
Max
0.2
T min (ns)
Freescale Semiconductor
Units
20
20
20
50
20
20
5
5
5
5
5
5
V
V
V
V

Related parts for MC13783VK5