A3PE1500-FGG676 Actel, A3PE1500-FGG676 Datasheet - Page 75

no-image

A3PE1500-FGG676

Manufacturer Part Number
A3PE1500-FGG676
Description
FPGA - Field Programmable Gate Array 1500K System Gates
Manufacturer
Actel
Datasheet

Specifications of A3PE1500-FGG676

Processor Series
A3PE1500
Core
IP Core
Maximum Operating Frequency
231 MHz
Number Of Programmable I/os
444
Data Ram Size
276480
Supply Voltage (max)
1.575 V
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Development Tools By Supplier
A3PE-Proto-Kit, A3PE-Brd1500-Skt, Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA, FlashPro 4, FlashPro 3, FlashPro Lite
Mounting Style
SMD/SMT
Supply Voltage (min)
1.425 V
Number Of Gates
1.5 M
Package / Case
FPBGA-676
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
A3PE1500-FGG676
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
A3PE1500-FGG676
Manufacturer:
MICROSEMI/美高森美
Quantity:
20 000
Part Number:
A3PE1500-FGG676I
Manufacturer:
Microsemi SoC
Quantity:
10 000
Figure 2-32 • Output DDR Timing Diagram
Table 2-92 • Output DDR Propagation Delays
Parameter
t
t
t
t
t
t
t
t
t
t
t
F
Note:
Data_F
Data_R
DDROCLKQ
DDROSUD1
DDROSUD2
DDROHD1
DDROHD2
DDROCLR2Q
DDROREMCLR
DDRORECCLR
DDROWCLR1
DDROCKMPWH
DDROCKMPWL
CLK
CLR
Out
DDOMAX
For specific junction temperature and voltage supply levels, refer to
6
Commercial-Case Conditions: T
Timing Characteristics
t
DDROCLR2Q
1
Clock-to-Out of DDR for Output DDR
Data_F Data Setup for Output DDR
Data_R Data Setup for Output DDR
Data_F Data Hold for Output DDR
Data_R Data Hold for Output DDR
Asynchronous Clear-to-Out for Output DDR
Asynchronous Clear Removal Time for Output DDR
Asynchronous Clear Recovery Time for Output DDR
Asynchronous Clear Minimum Pulse Width for Output DDR
Clock Minimum Pulse Width High for the Output DDR
Clock Minimum Pulse Width Low for the Output DDR
Maximum Frequency for the Output DDR
t
DDROREMCLR
t
DDROREMCLR
7
2
t
t
DDROCLKQ
DDROHD1
7
Description
t
J
DDROSUD2
= 70°C, Worst-Case VCC = 1.425 V
8
3
2
R e v i s i o n 9
t
DDROHD2
8
Table 2-6 on page 2-5
4
9
3
t
DDRORECCLR
9
1404 1232 1048
ProASIC3E Flash Family FPGAs
0.70
0.38
0.38
0.00
0.00
0.80
0.00
0.22
0.22
0.36
0.32
–2
10
4
0.80
0.43
0.43
0.00
0.00
0.91
0.00
0.25
0.25
0.41
0.37
for derating values.
–1
5
0.94
0.51
0.51
0.00
0.00
1.07
0.00
0.30
0.30
0.48
0.43
Std.
10
Units
11
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
2- 63

Related parts for A3PE1500-FGG676