LFXP2-5E-5TN144I Lattice, LFXP2-5E-5TN144I Datasheet - Page 10
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LFXP2-5E-5TN144I
Manufacturer Part Number
LFXP2-5E-5TN144I
Description
FPGA - Field Programmable Gate Array 5K LUTs 100 I/O Inst on DSP 1.2V -5 Spd
Manufacturer
Lattice
Datasheet
1.LFXP2-8E-5FTN256I.pdf
(341 pages)
Specifications of LFXP2-5E-5TN144I
Number Of Macrocells
5000
Number Of Programmable I/os
100
Data Ram Size
169984
Supply Voltage (max)
1.26 V
Maximum Operating Temperature
+ 100 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Supply Voltage (min)
1.14 V
Package / Case
TQFP-144
Number Of Logic Elements/cells
*
Number Of Labs/clbs
*
Total Ram Bits
169984
Number Of I /o
100
Number Of Gates
-
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
*
Operating Temperature
-40°C ~ 100°C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
- Current page: 10 of 341
- Download datasheet (10Mb)
Lattice Semiconductor
LatticeXP2 Soft Error Detection (SED) Usage Guide
LatticeXP2 Dual Boot Feature
Introduction ...................................................................................................................................................... 16-1
SED Overview.................................................................................................................................................. 16-1
Basic SED and One-shot SED Modes ............................................................................................................. 16-2
Hardware Description....................................................................................................................................... 16-2
Signal Descriptions .......................................................................................................................................... 16-2
SED Flow ......................................................................................................................................................... 16-4
SED Run Time ................................................................................................................................................. 16-5
Sample Code ................................................................................................................................................... 16-6
Technical Support Assistance.......................................................................................................................... 16-9
Revision History ............................................................................................................................................. 16-10
Introduction ...................................................................................................................................................... 17-1
Definitions ........................................................................................................................................................ 17-3
Purpose............................................................................................................................................................ 17-4
Resource.......................................................................................................................................................... 17-5
Dual Boot Mode ............................................................................................................................................... 17-6
Critical Points ................................................................................................................................................... 17-7
Programming Procedures ................................................................................................................................ 17-9
Basic SED ............................................................................................................................................... 16-2
One-Shot SED ........................................................................................................................................ 16-2
SEDCLKIN .............................................................................................................................................. 16-3
OSC_DIV ................................................................................................................................................ 16-3
SEDENABLE........................................................................................................................................... 16-3
SEDCLKOUT .......................................................................................................................................... 16-3
SEDSTART ............................................................................................................................................. 16-3
SEDFRCERRN ....................................................................................................................................... 16-3
SEDINPROG........................................................................................................................................... 16-4
SEDDONE .............................................................................................................................................. 16-4
SEDERR ................................................................................................................................................. 16-4
Basic SED VHDL Example ..................................................................................................................... 16-6
One Shot SED in VHDL .......................................................................................................................... 16-7
Basic SED Verilog Example.................................................................................................................... 16-8
One-Shot SED in Verilog ........................................................................................................................ 16-9
Dual Boot Feature ................................................................................................................................... 17-2
SPI .......................................................................................................................................................... 17-3
Master SPI .............................................................................................................................................. 17-3
SDM (Self Download Mode).................................................................................................................... 17-3
Erase....................................................................................................................................................... 17-3
Program .................................................................................................................................................. 17-3
Configure................................................................................................................................................. 17-3
Primary Boot ........................................................................................................................................... 17-3
Golden Boot ............................................................................................................................................ 17-3
Dual Boot ................................................................................................................................................ 17-4
Refresh.................................................................................................................................................... 17-4
Bitstream Data File (.BIT File)................................................................................................................. 17-4
JEDEC File (.JED File)............................................................................................................................ 17-4
TransFR .................................................................................................................................................. 17-4
Security ................................................................................................................................................... 17-4
SED CRC ................................................................................................................................................ 17-4
One Shot SED......................................................................................................................................... 17-4
Background Mode (User Mode) .............................................................................................................. 17-4
Direct Mode (IEEE 1532 Access Modal State) ....................................................................................... 17-4
Part 1: Program the Golden Pattern into the SPI Flash Devices ............................................................ 17-9
9
LatticeXP2 Family Handbook
Table of Contents
Related parts for LFXP2-5E-5TN144I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![LFXP2-5E-5QN208C](/photos/16/15/161511/pqfp-208_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 5K LUTs 146I/O Inst- on DSP 1.2V -5 Spd
Manufacturer:
Lattice
Datasheet:
![LFXP2-5E-5FTN256C](/photos/16/15/161505/landingpagelatticexp2_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 5K LUTs 172I/O Inst- on DSP 1.2V -5 Spd
Manufacturer:
Lattice
Datasheet:
![LFXP2-5E-5FTN256I](/photos/16/14/161486/bga256_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 5K LUTs 172 I/O Inst on DSP 1.2V -5 Spd
Manufacturer:
Lattice
Datasheet:
![LFXP2-5E-5TN144C](/photos/16/14/161488/tqfp-144_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 5K LUTs 100I/O Inst- on DSP 1.2V -5 Spd
Manufacturer:
Lattice
Datasheet:
![LFXP2-5E-5FT256C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeXP2 Family 5000 Cells Flash Technology 1.2V 256-Pin FTBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFXP2-5E-5FT256I](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeXP2 Family 5000 Cells Flash Technology 1.2V 256-Pin FTBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFXP2-5E-6TN144C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC DSP 5KLUTS 100I/O 144TQFP
Manufacturer:
Lattice
Datasheet:
![LFXP2-5E-6MN132C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC DSP 5KLUTS 86I/O 132CSBGA
Manufacturer:
Lattice
Datasheet:
![LFXP2-5E-5MN132I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC DSP 5KLUTS 86I/O 132CSBGA
Manufacturer:
Lattice
Datasheet:
![LFXP2-5E-6QN208C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC DSP 5KLUTS 146I/O 208PQFP
Manufacturer:
Lattice
Datasheet:
![LFXP2-5E-5QN208I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC DSP 5KLUTS 146I/O 208PQFP
Manufacturer:
Lattice
Datasheet:
![LFXP2-5E-6FTN256C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC DSP 5KLUTS 172I/O 256FTBGA
Manufacturer:
Lattice
Datasheet:
![LFXP2-5E-5M132C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 5KLUTS 86I/O 132-BGA
Manufacturer:
Lattice
Datasheet:
![LFXP2-5E-5M132I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 5KLUTS 86I/O 132-BGA
Manufacturer:
Lattice
Datasheet:
![LFXP2-5E-5MN132C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 5KLUTS 86I/O 132-BGA
Manufacturer:
Lattice
Datasheet: