A2F500M3G-FGG484 Actel, A2F500M3G-FGG484 Datasheet - Page 46

FPGA - Field Programmable Gate Array 500K System Gates

A2F500M3G-FGG484

Manufacturer Part Number
A2F500M3G-FGG484
Description
FPGA - Field Programmable Gate Array 500K System Gates
Manufacturer
Actel
Datasheet

Specifications of A2F500M3G-FGG484

Processor Series
A2F500
Core
ARM Cortex M3
Number Of Logic Blocks
24
Maximum Operating Frequency
100 MHz
Number Of Programmable I/os
204
Data Ram Size
64 KB
Delay Time
50 ns
Supply Voltage (max)
3.6 V
Supply Current
2 mA
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
0 C
3rd Party Development Tools
MDK-ARM, RL-ARM, ULINK2
Development Tools By Supplier
A2F-Eval-Kit, A2F-Dev-Kit, FlashPro 3, FlashPro Lite, Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA
Mounting Style
SMD/SMT
Supply Voltage (min)
1.5 V
Number Of Gates
500000
Package / Case
FPBGA-484
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
A2F500M3G-FGG484
Manufacturer:
ACTEL
Quantity:
6 800
Part Number:
A2F500M3G-FGG484
Manufacturer:
Microsemi SoC
Quantity:
10 000
Company:
Part Number:
A2F500M3G-FGG484
Quantity:
140
Part Number:
A2F500M3G-FGG484I
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
A2F500M3G-FGG484I
Manufacturer:
ACTEL/爱特
Quantity:
20 000
SmartFusion DC and Switching Characteristics
Table 2-46 • Minimum and Maximum DC Input and Output Levels
Table 2-47 • Minimum and Maximum DC Input and Output Levels
Figure 2-8 • AC Loading
Table 2-48 • AC Waveforms, Measuring Points, and Capacitive Loads
2- 34
1.8 V
LVCMOS
Drive
Strength
2 mA
4 mA
6 mA
8 mA
12 mA
16 mA
Notes:
1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
2. Currents are measured at 85°C junction temperature.
3. Software default selection highlighted in gray.
1.8 V
LVCMOS
Drive
Strength
4 mA
Notes:
1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
2. Currents are measured at 85°C junction temperature.
3. Software default selection highlighted in gray.
Input Low (V)
0
*
Measuring point = V
Min.
–0.3
–0.3
–0.3
–0.3
–0.3
–0.3
Min.
–0.3
Applicable to FPGA I/O Banks
V
Applicable to MSS I/O Banks
V
1.8 V LVCMOS
Low-voltage CMOS for 1.8 V is an extension of the LVCMOS standard (JESD8-5) used for general-
purpose 1.8 V applications. It uses a 1.8 V input buffer and a push-pull output buffer.
VCCxxxxIOBx
VCCxxxxIOBx
VCCxxxxIOBx
VCCxxxxIOBx
VCCxxxxIOBx
VCCxxxxIOBx
VCCxxxxIOBx
VIL
VIL
Test Point
Datapath
0.35 *
0.35 *
0.35 *
0.35 *
0.35 *
0.35 *
Max.
0.35 *
Max.
trip.
V
V
Input High (V)
See
1.8
Table 2-21 on page 2-24
VCCxxxxIOBx
VCCxxxxIOBx
VCCxxxxIOBx
VCCxxxxIOBx
VCCxxxxIOBx
VCCxxxxIOBx
VCCxxxxIOBx
35 pF
0.65 *
0.65 *
0.65 *
0.65 *
0.65 *
0.65 *
Min.
0.65 *
Min.
V
V
VIH
VIH
Enable Path
Measuring Point* (V)
Test Point
Max.
1.9 0.45 VCCxxxxIOBx
1.9 0.45 VCCxxxxIOBx
1.9 0.45 VCCxxxxIOBx
1.9 0.45 VCCxxxxIOBx
1.9 0.45 VCCxxxxIOBx
1.9 0.45 VCCxxxxIOBx
Max.
V
3.6
V
R = 1 K
for a complete table of trip points.
Max.
VOL
0.9
R e visio n 6
V
Max.
VOL
0.45 VCCxxxxIOBx
V
R to VCCxxxxIOBx for t
R to GND for t
– 0.45
– 0.45
– 0.45
– 0.45
– 0.45
– 0.45
35 pF for t
5 pF for t
VOH
Min.
V
– 0.45
VOH
Min.
V
HZ
ZH
/ t
V
/ t
mA mA
I
LZ
12 12
16 16
HZ
REF
OL
6
ZHS
2
4
8
mA mA
/ t
I
OL
4
ZH
I
/ t
(typ.) (V)
OH
6
2
4
8
ZL
/ t
/ t
I
LZ
ZHS
OH
4
ZLS
/ t
Max.
mA
I
ZL
OSL
11
22
44
51
74
74
Max.
/ t
mA
I
OSL
1
22
ZLS
1
Max.
mA
I
Max.
I
mA
OSH
17
C
OSH
17
35
45
91
91
9
LOAD
1
1
35
µA
15
I
µA
IL
(pF)
I
15 15
15 15
15 15
15 15
15 15
15 15
IL
2
2
µA
µA
I
15
I
IH
IH
2
2

Related parts for A2F500M3G-FGG484