AT91SAM7SE512B-AU Atmel, AT91SAM7SE512B-AU Datasheet - Page 208

no-image

AT91SAM7SE512B-AU

Manufacturer Part Number
AT91SAM7SE512B-AU
Description
IC ARM7 MCU FLASH 512K 128-LQFP
Manufacturer
Atmel
Series
AT91SAMr
Datasheet

Specifications of AT91SAM7SE512B-AU

Core Processor
ARM7
Core Size
16/32-Bit
Speed
55MHz
Connectivity
EBI/EMI, I²C, SPI, SSC, UART/USART, USB
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
88
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
1.65 V ~ 1.95 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Core
ARM7TDMI
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT91SAM7SE512B-AU
Manufacturer:
TOREX
Quantity:
15 600
Part Number:
AT91SAM7SE512B-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT91SAM7SE512B-AU
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
AT91SAM7SE512B-AU
Quantity:
720
Part Number:
AT91SAM7SE512B-AUR
Manufacturer:
Atmel
Quantity:
10 000
23.6.5
23.6.5.1
Figure 23-7. Self-refresh Mode Behavior
208
SDRAMC_SRR
SDCKE
A[12:0]
SDWE
SDCK
SDCS
Write
RAS
CAS
SAM7SE512/256/32 Preliminary
Power Management
Self-refresh Mode
SRCB = 1
Self-refresh mode is used in power-down mode, i.e., when no access to the SDRAM device is
possible. In this case, power consumption is very low. The mode is activated by programming
the self-refresh command bit (SRCB) in SDRAMC_SRR. In self-refresh mode, the SDRAM
device retains data without external clocking and provides its own internal clocking, thus per-
forming its own auto-refresh cycles. All the inputs to the SDRAM device become “don’t care”
except SDCKE, which remains low. As soon as the SDRAM device is selected, the SDRAM
Controller provides a sequence of commands and exits self-refresh mode, so the self-refresh
command bit is disabled.
To re-activate this mode, the self-refresh command bit must be re-programmed.
The SDRAM device must remain in self-refresh mode for a minimum period of t
remain in self-refresh mode for an indefinite period. This is described in
Self Refresh Mode
to the SDRAM Controller
Access Request
T
Figure 23-7
XSR
= 3
6222F–ATARM–14-Jan-11
RAS
below.
Row
and may

Related parts for AT91SAM7SE512B-AU