AD8343ARU-REEL Analog Devices Inc, AD8343ARU-REEL Datasheet
AD8343ARU-REEL
Specifications of AD8343ARU-REEL
Available stocks
Related parts for AD8343ARU-REEL
AD8343ARU-REEL Summary of contents
Page 1
FEATURES High-performance active mixer Broadband operation to 2.5 GHz Conversion gain Input IP3: 16.5 dBm LO drive: –10 dBm Noise figure Input P : 2.8 dBm 1dB Differential LO, IF and RF Ports 50 Ω LO ...
Page 2
AD8343 TABLE OF CONTENTS Features .............................................................................................. 1 Applications....................................................................................... 1 Functional Block Diagram .............................................................. 1 General Description ......................................................................... 1 Revision History ............................................................................... 2 Specifications..................................................................................... 3 Basic Operating Instructions ...................................................... 3 Typical AC Performance.............................................................. 4 Typical Isolation Performance .................................................... 4 Absolute Maximum ...
Page 3
SPECIFICATIONS BASIC OPERATING INSTRUCTIONS 25°C, unless otherwise noted Table 1. Parameter INPUT INTERFACE (INPP, INPM) Differential Open Emitter DC Bias Voltage Operating Current Each Input ( Value of Bias ...
Page 4
AD8343 TYPICAL AC PERFORMANCE 25°C; see Figure 72, Table 6 through Table Table 2. Input Frequency (MHz) Output Frequency (MHz) RECEIVER CHARACTERISTICS 400 70 900 170 1900 170 2400 170 2400 ...
Page 5
ABSOLUTE MAXIMUM RATINGS Table 4. Parameter VPOS Quiescent Voltage OUTP, OUTM Quiescent Voltage INPP, INPM Voltage Differential (Either Polarity) LOIP, LOIM Current (Injection or Extraction) LOIP, LOIM Voltage Differential (Either Polarity) 1 Internal Power Dissipation (TSSOP) θ (TSSOP) JA Maximum ...
Page 6
AD8343 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS Table 5. Pin Function Descriptions Pin No. Mnemonic Description 11, 14 COMM Connect to low impedance circuit ground. 2 INPP Differential Input Pin. This pin needs to be dc-biased and typically ...
Page 7
SIMPLIFIED INTERFACE SCHEMATICS OUTP OUTM VPOS VPOS 1. INPP INPM 1.2V DC Figure 3. Input and Output Ports VPOS 5V DC 360mV DC LOIP LOIM 360mV DC Figure 4. LO Port LOIP ...
Page 8
AD8343 TYPICAL PERFORMANCE CHARACTERISTICS RECEIVER CHARACTERISTICS f = 400 MHz MHz 330 MHz, see Figure 72, Table 6, and Table 8. IN OUT 5.37 5.42 5.47 5.52 ...
Page 9
MHz 170 MHz 730 MHz, see Figure 72, Table 6, and Table 8. IN OUT 3.40 3.45 3.50 3.55 3.60 3.65 CONVERSION GAIN (dB) ...
Page 10
AD8343 f = 1900 MHz 170 MHz 1730 MHz, see Figure 72, Table 6, and Table 8. IN OUT MEAN: 7.09dB ...
Page 11
MHz 170 MHz 2230 MHz, see Figure 72, Table 6, and Table 8. IN OUT LO 40 MEAN: 6.79dB 5.8 6.0 6.2 6.4 6.6 6.8 ...
Page 12
AD8343 f = 2400 MHz 425 MHz 1975 MHz, see Figure 72, Table 6, and Table 8. IN OUT 4.2 4.4 4.6 ...
Page 13
TRANSMIT CHARACTERISTICS f = 150 MHz 900 MHz 750 MHz, see Figure 72, Table 6, and Table 7. IN OUT 7.20 7.25 7.30 7.35 7.40 7.45 7.50 ...
Page 14
AD8343 f = 150 MHz 1900 MHz 1750 MHz, see Figure 72, Table 6, and Table 7. IN OUT –1.0 –0.8 –0.6 –0.4 –0.2 0 0.2 ...
Page 15
CIRCUIT DESCRIPTION The AD8343 is a mixer intended for high-intercept applications. The signal paths are entirely differential and dc-coupled to permit high-performance operation over a broad range of frequencies; the block diagram (see Figure 1) shows the basic functional blocks. ...
Page 16
AD8343 DC INTERFACES BIASING AND DECOUPLING (VPOS, DCPL) VPOS is the power supply connection for the internal bias circuit and the LO driver. Bypass this pin closely to GND with a capacitor in the range of 0.01 μF to 0.1 ...
Page 17
AC INTERFACES Because of the AD8343’s wideband design, there are several points to consider in its ac implementation; the basic ac signal connection diagram shown in Figure 55 summarizes these points. The input signal undergoes a single-ended to differential conversion ...
Page 18
AD8343 INPUT INTERFACE (INPP AND INPM) SINGLE-ENDED-TO-DIFFERENTIAL CONVERSION The AD8343 is designed to accept differential input signals for best performance. While a single-ended input can be applied, the signal capacity is reduced by 6 dB. Furthermore, there is no cancellation ...
Page 19
At frequencies above 1 GHz, the real part of the input impedance rises markedly and it becomes more attractive to use a 1:1 balun and rely on the L network for the entire impedance transformation. In order to ...
Page 20
AD8343 OUTPUT INTERFACE (OUTP, OUTM) The output of the AD8343 comprises a balanced pair of open collector outputs. These should be biased to about the same voltage as is connected to VPOS. Connecting them to an appre- ciably higher voltage ...
Page 21
INPUT AND OUTPUT STABILITY CONSIDERATIONS The differential configuration of the input and output ports of the AD8343 raises the need to consider both differential and common-mode RF stability of the device. Throughout the following stability discussion, common mode is used ...
Page 22
AD8343 For the device input, capacitive common-mode loading tends to produce an unstable circuit, particularly at low frequencies (see Figure 61). Fortunately, either type of single-ended-to-differential conversion (transmission line balun or flux-coupled transformer) tends to produce inductive loading, although some ...
Page 23
A STEP-BY-STEP APPROACH TO IMPEDANCE MATCHING The following discussion addresses, in detail, the matter of establishing a differential impedance match to the AD8343. This section specifically deals with the input match, and the use of Side A of the evaluation ...
Page 24
AD8343 1 2.9pF SHUNT CAPACITOR 2 0.2 0.5 1.0 Figure 67. Theoretical Design of Matching Network This theoretical design is important because it establishes the basic topology and the initial matching value for the network. The theoretical value of 2.9 ...
Page 25
If the result is not as expected, the balun is probably producing an unexpected impedance transformation. If the performance is extremely far from the desired result and it was assumed that the output impedance of the balun was 50 Ω, ...
Page 26
AD8343 APPLICATIONS DOWNCONVERTING MIXER A typical downconversion application is shown in Figure 69 with the AD8343 connected as a receive mixer. The input single-ended-to-differential conversion is obtained through the use of a 1:1 transmission line balun. The input matching network ...
Page 27
EVALUATION BOARD The AD8343 evaluation board has two independent areas, denoted A and B. The circuit schematics are shown in Figure 71 and Figure 72. An assembly drawing is included in Figure 73 to ease identification of components, and representations ...
Page 28
AD8343 Table 8. Values of Matching Components Used for Receiver Characterization Component Designator f = 400 MHz MHz IN OUT T1B, T2B T3B R6B, R7B Z1B, Z3B Z2B Z5B, Z7B Z6B L1B, L2B Z4B, Z8B, L3B, L4B, ...
Page 29
VPOS_A R1A C1A GND_A PWDN_1_A C5A Z1A R6A INPUT_P_A Z2A Z4A R7A INPUT_M_A Z3A C6A L1A R3A PWDN_A NOTES 1. REFERENCE TABLE 6 FOR COMPONENT VALUES AS SHIPPED. 2. REFERENCE TABLE 6, 7, AND 8 FOR CHARACTERIZATION VALUES. Figure 71. ...
Page 30
AD8343 Figure 74. Evaluation Board Artwork Top Figure 75. Evaluation Board Artwork Internal 1 Rev Page ...
Page 31
Figure 76. Evaluation Board Artwork Internal 2 Figure 77. Evaluation Board Artwork Bottom Rev Page AD8343 ...
Page 32
... OUTLINE DIMENSIONS 1.05 1.00 0.80 ORDERING GUIDE Model Temperature Range AD8343ARU –40°C to +85°C AD8343ARU-REEL –40°C to +85°C AD8343ARU-REEL7 –40°C to +85°C 1 AD8343ARUZ –40°C to +85°C 1 AD8343ARUZ-REEL –40°C to +85°C 1 AD8343ARUZ-REEL7 –40°C to +85°C AD8343-EVAL ...