AT91SAM7S64C-AU Atmel, AT91SAM7S64C-AU Datasheet - Page 503

IC ARM7 MCU 32BIT 64K 64LQFP

AT91SAM7S64C-AU

Manufacturer Part Number
AT91SAM7S64C-AU
Description
IC ARM7 MCU 32BIT 64K 64LQFP
Manufacturer
Atmel
Series
AT91SAMr
Datasheet

Specifications of AT91SAM7S64C-AU

Package / Case
64-LQFP
Voltage - Supply (vcc/vdd)
1.65 V ~ 1.95 V
Operating Temperature
-40°C ~ 85°C
Speed
55MHz
Number Of I /o
32
Core Processor
ARM7
Program Memory Type
FLASH
Ram Size
16K x 8
Program Memory Size
64KB (64K x 8)
Data Converters
A/D 8x10b
Oscillator Type
Internal
Peripherals
Brown-out Detect/Reset, DMA, POR, PWM, WDT
Connectivity
I²C, SPI, SSC, UART/USART, USB
Core Size
16/32-Bit
Core
ARM7TDMI
Package
64LQFP
Device Core
ARM7TDMI
Family Name
AT91
Maximum Speed
55 MHz
Operating Supply Voltage
1.8|3.3 V
Data Bus Width
32 Bit
Number Of Programmable I/os
32
Interface Type
SPI/TWI/USART/USB
On-chip Adc
8-chx10-bit
Number Of Timers
3
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
 Details
Other names
AT91SAM7S64B-AU::AT91SAM7S64B-AU

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT91SAM7S64C-AU
Manufacturer:
ATMEL
Quantity:
4 300
Part Number:
AT91SAM7S64C-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT91SAM7S64C-AU
Manufacturer:
ATMEL
Quantity:
1 005
Part Number:
AT91SAM7S64C-AU
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
AT91SAM7S64C-AU-999
Manufacturer:
Atmel
Quantity:
10 000
35.5.1.3
6175K–ATARM–30-Aug-10
USB Transfer Event Definitions
As indicated below, transfers are sequential events carried out on the USB bus.
Table 35-3.
Notes:
A status transaction is a special type of host-to-device transaction used only in a control transfer.
The control transfer must be performed using endpoints with no ping-pong attributes. According
to the control sequence (read or write), the USB device sends or receives a status transaction.
Control Transfers
Interrupt IN Transfer
(device toward host)
Interrupt OUT Transfer
(host toward device)
Isochronous IN Transfer
(device toward host)
Isochronous OUT Transfer
(host toward device)
Bulk IN Transfer
(device toward host)
Bulk OUT Transfer
(host toward device)
1. Control transfer must use endpoints with no ping-pong attributes.
2. Isochronous transfers must use endpoints with ping-pong attributes.
3. Control transfers can be aborted using a stall handshake.
USB Transfer Events
(1) (3)
(2)
(2)
AT91SAM7S Series Preliminary
• Setup transaction > Data IN transactions > Status
• Setup transaction > Data OUT transactions > Status
• Setup transaction > Status IN transaction
• Data IN transaction > Data IN transaction
• Data OUT transaction > Data OUT transaction
• Data IN transaction > Data IN transaction
• Data OUT transaction > Data OUT transaction
• Data IN transaction > Data IN transaction
• Data OUT transaction > Data OUT transaction
OUT transaction
IN transaction
503

Related parts for AT91SAM7S64C-AU