C8051F020 Silicon Laboratories Inc, C8051F020 Datasheet - Page 130
![no-image](/images/manufacturer_photos/0/6/609/silicon_laboratories_inc_sml.jpg)
C8051F020
Manufacturer Part Number
C8051F020
Description
IC 8051 MCU 64K FLASH 100TQFP
Manufacturer
Silicon Laboratories Inc
Series
C8051F02xr
Specifications of C8051F020
Core Processor
8051
Core Size
8-Bit
Speed
25MHz
Connectivity
EBI/EMI, SMBus (2-Wire/I²C), SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number Of I /o
64
Program Memory Size
64KB (64K x 8)
Program Memory Type
FLASH
Ram Size
4.25K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 3.6 V
Data Converters
A/D 8x8b, 8x12b; D/A 2x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-TQFP, 100-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
C8051F020
Manufacturer:
SILICON
Quantity:
2
Company:
Part Number:
C8051F020
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Part Number:
C8051F020
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Company:
Part Number:
C8051F020-GQ
Manufacturer:
SiliconL
Quantity:
4 035
Company:
Part Number:
C8051F020-GQ
Manufacturer:
MICRON
Quantity:
200
Company:
Part Number:
C8051F020-GQ
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Company:
Part Number:
C8051F020-GQR
Manufacturer:
SILICON
Quantity:
3 000
Company:
Part Number:
C8051F020-GQR
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Part Number:
C8051F020-GQR
Manufacturer:
SIL
Quantity:
20 000
Company:
Part Number:
C8051F020DK
Manufacturer:
SiliconL
Quantity:
10
Company:
Part Number:
C8051F020R
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
C8051F020/1/2/3
13.8.1. Enable/Reset WDT
The watchdog timer is both enabled and reset by writing 0xA5 to the WDTCN register. The user's application soft-
ware should include periodic writes of 0xA5 to WDTCN as needed to prevent a watchdog timer overflow. The WDT
is enabled and reset as a result of any system reset.
13.8.2. Disable WDT
Writing 0xDE followed by 0xAD to the WDTCN register disables the WDT. The following code segment illustrates
disabling the WDT:
The writes of 0xDE and 0xAD must occur within 4 clock cycles of each other, or the disable operation is ignored.
Interrupts should be disabled during this procedure to avoid delay between the two writes.
13.8.3. Disable WDT Lockout
Writing 0xFF to WDTCN locks out the disable feature. Once locked out, the disable operation is ignored until the
next system reset. Writing 0xFF does not enable or reset the watchdog timer. Applications always intending to use the
watchdog should write 0xFF to WDTCN in the initialization code.
13.8.4. Setting WDT Interval
WDTCN.[2:0] control the watchdog timeout interval. The interval is given by the following equation:
For a 2 MHz system clock, this provides an interval range of 0.032 ms to 524 ms. WDTCN.7 must be logic 0 when
setting this interval. Reading WDTCN returns the programmed interval. WDTCN.[2:0] reads 111b after a system
reset.
130
4
3
CLR
MOV
MOV
SETB
+
WDTCN 2 0
EA
WDTCN,#0DEh
WDTCN,#0ADh
EA
–
T
sysclk
; disable all interrupts
; disable software watchdog timer
; re-enable interrupts
; where T
sysclk
is the system clock period.
Rev. 1.4