ADUC812BS Analog Devices Inc, ADUC812BS Datasheet - Page 19

IC ADC 12BIT MULTICH MCU 52-MQFP

ADUC812BS

Manufacturer Part Number
ADUC812BS
Description
IC ADC 12BIT MULTICH MCU 52-MQFP
Manufacturer
Analog Devices Inc
Series
MicroConverter® ADuC8xxr
Datasheet

Specifications of ADUC812BS

Rohs Status
RoHS non-compliant
Core Processor
8052
Core Size
8-Bit
Speed
16MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
PSM, Temp Sensor, WDT
Number Of I /o
34
Program Memory Size
8KB (8K x 8)
Program Memory Type
FLASH
Eeprom Size
640 x 8
Ram Size
256 x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 8x12b, D/A 2x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
52-MQFP, 52-PQFP

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADUC812BS
Manufacturer:
AD
Quantity:
2 197
Part Number:
ADUC812BS
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
ADUC812BS
Quantity:
2 500
Part Number:
ADUC812BSZ
Manufacturer:
ADI
Quantity:
2 400
Part Number:
ADUC812BSZ
Manufacturer:
AD
Quantity:
3
Part Number:
ADUC812BSZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADUC812BSZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
ADUC812BSZ
Quantity:
2 500
Part Number:
ADUC812BSZ-REEL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Parallel Programming
The parallel programming mode is fully compatible with
conventional third party Flash or EEPROM device programmers.
In this mode, Ports P0, P1, and P2 operate as the external data
and address bus interface, ALE operates as the Write Enable
strobe, and Port P3 is used as a general configuration port that
configures the device for various program and erase operations
during parallel programming.
The high voltage (12 V) supply required for Flash programming
is generated using on-chip charge pumps to supply the high
voltage program lines.
The complete parallel programming specification is available on the
MicroConverter homepage at www.analog.com/microconverter.
Using the Flash/EE Program Memory
This 8K byte Flash/EE program memory array is mapped
into the lower 8K bytes of the 64K bytes program space address-
able by the ADuC812 and will be used to hold user code in
typical applications.
The program memory array can be programmed in one of
two modes:
Serial Downloading (In-Circuit Programming)
As part of its embedded download/debug kernel, the ADuC812
facilitates serial code download via the standard UART serial port.
Serial download mode is automatically entered on power-up if the
external pin PSEN is pulled low through an external resistor as
shown in Figure 15. Once in this mode, the user can download code
to the program memory array while the device is sited in its target
application hardware. A PC serial download executable is provided
as part of the ADuC812 QuickStart development system.
The Serial Download protocol is detailed in a MicroConverter
Applications Note uC004, available from the ADI MicroConverter
website at www.analog.com/micronverter.
REV. E
Figure 15. Flash/EE Memory Serial Download Mode
Programming
ADuC812
PSEN
1k
PULL PSEN LOW DURING RESET TO
CONFIGURE THE ADuC812 FOR
SERIAL DOWNLOAD MODE
–19–
U
The user Flash/EE data memory array consists of 640 bytes that
are configured into 160 (Page 00H to Page 9FH) 4-byte pages,
as shown in Figure 16.
As with other ADuC812 user peripheral circuits, the interface to
this memory space is via a group of registers mapped in the SFR
space. A group of four data registers (EDATA1–4) is used to hold
the 4-byte page being accessed. EADRL is used to hold the 8-bit
address of the page being accessed. Finally, ECON is an
8-bit control register that may be written with one of five Flash/EE
memory access commands to trigger various read, write, erase,
and verify functions. These register can be summarized as follows:
ECON:
EADRL:
EDATA1–4:
A block diagram of the SFR registered interface to the data
Flash/EE memory array is shown in Figure 17.
sing the Flash/EE Data Memory
FUNCTION:
HOLDS COMMAND WORD
FUNCTION:
EADRL
HOLDS THE 8-BIT PAGE
ADDRESS POINTER
Figure 16. User Flash/EE Memory Configuration
Figure 17. User Flash/EE Memory Control and
Configuration
9FH
00H
SFR Address
Function
Default
SFR Address
Function
Default
SFR Address
Function
Default
9FH
00H
BYTE 1
BYTE 1
BYTE 1 BYTE 2 BYTE 3 BYTE 4
BYTE 1 BYTE 2 BYTE 3 BYTE 4
INTERPRETER LOGIC
BYTE 2
BYTE 2
ECON COMMAND
B9H
Controls access to 640 bytes
Flash/EE data space.
00H
C6H
Holds the Flash/EE data
page address. 0H through 9FH
00H
BCH to BFH, respectively
Holds the Flash/EE data
memory page write or page
read data bytes.
EDATA1–4➝00H
ECON
BYTE 3
BYTE 3
FUNCTION:
FUNCTION:
INTERPRETS THE FLASH
COMMAND WORD
HOLDS THE 4-BYTE
PAGE WORD
BYTE 4
BYTE 4
ADuC812
EDATA3 (BYTE 3)
EDATA1 (BYTE 1)
EDATA2 (BYTE 2)
EDATA4 (BYTE 4)

Related parts for ADUC812BS