ADUC812BS Analog Devices Inc, ADUC812BS Datasheet - Page 17

• Manufacturer Part Number: ADUC812BS
• Description: IC ADC 12BIT MULTICH MCU 52-MQFP
• Manufacturer: Analog Devices Inc
• Series: MicroConverter® ADuC8xxr

Specifications of ADUC812BS

• Rohs Status: RoHS non-compliant
• Core Processor: 8052
• Core Size: 8-Bit
• Speed: 16MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: PSM, Temp Sensor, WDT
• Number Of I /o: 34
• Program Memory Size: 8KB (8K x 8)
• Program Memory Type: FLASH
• Eeprom Size: 640 x 8
• Ram Size: 256 x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 8x12b, D/A 2x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 52-MQFP, 52-PQFP

without any interaction from the ADuC812 core. This mode
allows the ADuC812 to capture a contiguous sample stream at
full ADC update rates (200 kHz).
DMA Mode Configuration Example
To set the ADuC812 into DMA mode, a number of steps must
be followed.
1. The ADC must be powered down by setting MD1 and MD0
2. The DMA Address pointer must be set to the start address of
3. The external memory must be preconfigured. This consists of
4. The DMA is initiated by writing to the ADC SFRs in the
When the DMA conversions are completed, the ADC interrupt
bit ADCI is set by hardware and the external SRAM contains the
new ADC conversion results as shown in Figure 12. It should be
noted that no result is written to the last two memory locations.
When the DMA mode logic is active, it is responsible for storing
the ADC results away from both the user and ADuC812 core
logic. As it writes the results of the ADC conversions to external
memory, it takes over the external memory interface from the core.
Thus, any core instructions that access the external memory
while DMA mode is enabled will not gain access to it. The core
will execute the instructions and they will take the same time to
execute, but they will not gain access to the external memory.
REV. E
Figure 11. Typical DMA External Memory Preconfiguration
00000AH
000000H
to 0 in ADCCON1.
where the ADC results are to be written. This is done by
writing to the DMA mode Address Pointers DMAL, DMAH,
and DMAP. DMAL must be written to first, followed by
DMAH, and then DMAP.
writing the required ADC channel IDs into the top four bits of
every second memory location in the external SRAM, starting
at the first address specified by the DMA address pointer. As the
ADC DMA mode operates independently of the ADuC812
core, it is necessary to provide it with a stop command. This is
done by duplicating the last channel ID to be converted, fol-
lowed by “1111” into the next channel selection field. Figure 11
shows a typical preconfiguration of external memory.
following sequence.
a. ADCCON2 is written to enable the DMA mode, i.e.,
b. ADCCON1 is written to configure the conversion time and
c. ADC conversions are initiated by starting single/continuous
MOV ADCCON2, #40H; DMA mode enabled.
power-up of the ADC. It can also enable Timer 2 driven
conversions or External Triggered conversions if required.
conversions, starting Timer 2 running for Timer 2 conver-
sions, or by receiving an external trigger.
1
0
0
1
0
0
1
0
0
0
1
0
0
0
1
1
1
1
1
1
1
0
1
0
STOP COMMAND
REPEAT LAST CHANNEL
FOR A VALID STOP
CONDITION
CONVERT ADC CH#3
CONVERT TEMP SENSOR
CONVERT ADC CH#5
CONVERT ADC CH#2
–17–
The DMA logic operates from the ADC clock and uses pipelining
to perform the ADC conversions and access the external memory
at the same time. The time it takes to perform one ADC conver-
sion is called a DMA cycle. The actions performed by the logic
during a typical DMA cycle are shown in Figure 13.
From the previous diagram, it can be seen that during one DMA
cycle the following actions are performed by the DMA logic.
1. An ADC conversion is performed on the channel whose ID
2. The 12-bit result and the channel ID of the conversion per-
3. The ID of the next channel to be converted is read from
For the previous example, the complete flow of events is shown
in Figure 13. Because the DMA logic uses pipelining, it takes
three cycles before the first correct result is written out.
Micro Operation during ADC DMA Mode
During ADC DMA mode, the MicroConverter core is free to
continue code execution, including general housekeeping and
communication tasks. However, it should be noted that MCU core
accesses to Ports 0 and 2 (which are being used by the DMA
controller) are gated OFF during ADC DMA mode of operation.
This means that even though the instruction that accesses the
external Ports 0 or 2 will appear to execute, no data will be seen
at these external ports as a result.
The MicroConverter core can be configured with an interrupt
to be triggered by the DMA controller when it has finished
filling the requested block of RAM with ADC results, allowing
the service routine for this interrupt to postprocess data without
any real-time timing constraints.
Offset and Gain Calibration Coefficients
The ADuC812 has two ADC calibration coefficients, one for offset
calibration and one for gain calibration. Both the offset and gain
calibration coefficients are 14-bit words, located in the Special
Function Register (SFR) area. The offset calibration coefficient
is divided into ADCOFSH (six bits) and ADCOFSL (eight bits),
00000AH
000000H
Figure 12. Typical External Memory Configuration Post
ADC DMA Operation
was read during the previous cycle.
formed in the previous cycle are written to the external memory.
external memory.
CONVERT CHANNEL READ DURING PREVIOUS DMA CYCLE
1
0
0
1
0
0
PREVIOUS DMA CYCLE
CONVERTED DURING
WRITE ADC RESULT
1
0
0
0
1
0
0
0
1
1
1
1
Figure 13. DMA Cycle
1
1
1
0
1
0
DMA CYCLE
TO BE CONVERTED DURING
READ CHANNEL ID
NEXT DMA CYCLE
STOP COMMAND
NO CONVERSION
RESULT WRITTEN HERE
CONVERSION RESULT
FOR ADC CH#3
CONVERSION RESULT
FOR TEMP SENSOR
CONVERSION RESULT
FOR ADC CH#5
CONVERSION RESULT
FOR ADC CH#2
ADuC812