AT80C51SND1C-ROTUL Atmel, AT80C51SND1C-ROTUL Datasheet - Page 86

• Manufacturer Part Number: AT80C51SND1C-ROTUL
• Description: IC MCU FLASH MP3 DECODER 80-TQFP
• Manufacturer: Atmel
• Series: 80Cr

Specifications of AT80C51SND1C-ROTUL

• Core Processor: 8051
• Core Size: 8-Bit
• Speed: 40MHz
• Connectivity: I²C, IDE/ATAPI, MMC, SPI, UART/USART, USB
• Peripherals: Audio, I²S, MP3, PCM, POR, WDT
• Number Of I /o: 44
• Program Memory Type: ROMless
• Ram Size: 2.25K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 3.3 V
• Data Converters: A/D 2x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 80-TQFP, 80-VQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -

15.3
15.3.1
15.3.2
86
Read/Write Data FIFO
AT8xC51SND1C
Read Data FIFO
Write Data FIFO
•
Table 90. Summary of Endpoint Configuration
•
The read access for each OUT endpoint is performed using the UEPDATX register.
After a new valid packet has been received on an Endpoint, the data are stored into the FIFO
and the Byte counter of the endpoint is updated (UBYCTX registers). The firmware has to store
the endpoint Byte counter before any access to the endpoint FIFO. The Byte counter is not
updated when reading the FIFO.
To read data from an endpoint, select the correct endpoint number in UEPNUM and read the
UEPDATX register. This action automatically decreases the corresponding address vector, and
the next data is then available in the UEPDATX register.
The write access for each IN endpoint is performed using the UEPDATX register.
To write a Byte into an IN endpoint FIFO, select the correct endpoint number in UEPNUM and
write into the UEPDATX register. The corresponding address vector is automatically increased,
and another write can be carried out.
–
–
For Control endpoints, the EPDIR bit has no effect.
Summary of Endpoint Configuration:
Do not forget to select the correct endpoint number in the UEPNUM register before access-
ing endpoint specific registers.
Endpoint FIFO reset
Before using an endpoint, its FIFO should be reset. This action resets the FIFO pointer to its
original value, resets the Byte counter of the endpoint (UBYCTX register), and resets the
data toggle bit (DTGL bit in UEPCONX).
The reset of an endpoint FIFO is performed by setting to 1 and resetting to 0 the corre-
sponding bit in the UEPRST register.
For example, in order to reset the Endpoint number 2 FIFO, write 0000 0100b then 0000
0000b in the UEPRST register.
Note that the endpoint reset doesn’t reset the bank number for ping-pong endpoints.
IN:
OUT:
Endpoint Configuration
Disabled
Control
Bulk-in
Bulk-out
Interrupt-In
Interrupt-Out
Isochronous-In
Isochronous-Out
EPDIR = 1b
EPDIR = 0b
EPEN
0b
1b
1b
1b
1b
1b
1b
1b
EPDIR
Xb
Xb
1b
0b
1b
0b
1b
0b
EPTYPE
XXb
00b
10b
10b
01b
01b
11b
11b
4109L–8051–02/08
0XXX XXXb
UEPCONX
80h
86h
82h
87h
83h
85h
81h