ATMEGA64-16AUR Atmel, ATMEGA64-16AUR Datasheet - Page 32

• Manufacturer Part Number: ATMEGA64-16AUR
• Description: MCU AVR 64KB FLASH 16MHZ 64TQFP
• Manufacturer: Atmel
• Series: AVR® ATmegar

Specifications of ATMEGA64-16AUR

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 16MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 53
• Program Memory Size: 64KB (32K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 2K x 8
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

XMEM Register
Description
MCUCR – MCU
Control Register
XMCRA – External
Memory Control
Register A
2490Q–AVR–06/10
• Bit 7 – SRE: External SRAM/XMEM Enable
Writing SRE to one enables the External Memory Interface.The pin functions AD7:0, A15:8,
ALE, WR, and RD are activated as the alternate pin functions. The SRE bit overrides any pin
direction settings in the respective data direction registers. Writing SRE to zero, disables the
External Memory Interface and the normal pin and data direction settings are used.
• Bit 6 – SRW10: Wait State Select Bit
For a detailed description in non ATmega103 compatibility mode, see common description for
the SRWn bits below (XMRA description). In ATmega103 compatibility mode, writing SRW10 to
one enables the wait state and one extra cycle is added during read/write strobe as shown in
Figure
• Bit 7 – Res: Reserved Bit
This is a reserved bit and will always read as zero. When writing to this address location, write
this bit to zero for compatibility with future devices.
• Bit 6..4 – SRL2, SRL1, SRL0: Wait State Sector Limit
It is possible to configure different wait states for different external memory addresses. The
external memory address space can be divided in two sectors that have separate wait-state bits.
The SRL2, SRL1, and SRL0 bits select the split of the sectors, see
default, the SRL2, SRL1, and SRL0 bits are set to zero and the entire external memory address
space is treated as one sector. When the entire SRAM address space is configured as one sec-
tor, the wait states are configured by the SRW11 and SRW10 bits.
Bit
0x35 (0x55)
Read/Write
Initial Value
Bit
(0x6D)
Read/Write
Initial Value
14.
SRE
R/W
R
7
0
7
–
0
SRW10
SRL2
R/W
R/W
6
0
6
0
SRL1
R/W
R/W
SE
5
0
5
0
SRL0
SM1
R/W
R/W
4
0
4
0
SRW01
SM0
R/W
R/W
3
0
3
0
SRW00
SM2
R/W
R/W
2
0
2
0
SRW11
IVSEL
R/W
R/W
1
0
1
0
Table 3
ATmega64(L)
IVCE
R/W
R
0
0
0
–
0
and
MCUCR
XMCRA
Figure
11. By
32