DSPIC30F2020-30I/MM Microchip Technology, DSPIC30F2020-30I/MM Datasheet - Page 17
![IC DSPIC MCU/DSP 12K 28QFN](/photos/6/81/68120/150-28-qfn_sml.jpg)
DSPIC30F2020-30I/MM
Manufacturer Part Number
DSPIC30F2020-30I/MM
Description
IC DSPIC MCU/DSP 12K 28QFN
Manufacturer
Microchip Technology
Series
dsPIC™ 30Fr
Datasheets
1.AC164335.pdf
(286 pages)
2.DM300023.pdf
(22 pages)
3.DM300023.pdf
(18 pages)
4.DSPIC30F2011-20ISO.pdf
(66 pages)
5.DSPIC30F2011-20IP.pdf
(26 pages)
6.DSPIC30F1010-30ISO.pdf
(26 pages)
7.DSPIC30F1010-30ISO.pdf
(50 pages)
Specifications of DSPIC30F2020-30I/MM
Core Processor
dsPIC
Core Size
16-Bit
Speed
30 MIPs
Connectivity
I²C, IrDA, LIN, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
21
Program Memory Size
12KB (4K x 24)
Program Memory Type
FLASH
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
28-QFN
Core Frequency
15MHz
Core Supply Voltage
3.3V
Embedded Interface Type
I2C, SPI, UART
No. Of I/o's
21
Flash Memory Size
12KB
Supply Voltage Range
3V To 3.6V
Package
28QFN-S EP
Device Core
dsPIC
Family Name
dsPIC30
Maximum Speed
30 MHz
Operating Supply Voltage
3.3|5 V
Data Bus Width
16 Bit
Number Of Programmable I/os
21
Interface Type
I2C/SPI/UART
On-chip Adc
8-chx10-bit
Number Of Timers
3
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
DM300023 - KIT DEMO DSPICDEM SMPS BUCKAC164322 - MODULE SOCKET MPLAB PM3 28/44QFNDV164005 - KIT ICD2 SIMPLE SUIT W/USB CABLE
Eeprom Size
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DSPIC30F2020-30I/MMB32
Manufacturer:
Microchip Technology
Quantity:
135
35.3.3.2
Figure 35-7:
Figure 35-8:
Figure 35-9:
© 2008 Microchip Technology Inc.
SPI Master, Frame Master Mode
SPI Master, Frame Master Connection Diagram
SPI Master, Frame Master Timing (FRMDLY = 0)
SPI Master, Frame Master Timing (FRMDLY = 1)
(FRMPOL = 1)
(FRMPOL = 0)
(SPI1 Master, Framed Master)
(FRMPOL = 1)
(FRMPOL = 0)
Section 35. Serial Peripheral Interface (SPI) (Part II)
(CKP = 1)
(CKP = 0)
(CKP = 1)
(CKP = 0)
In the SPI Master/Frame Master mode, the SPI1 module generates both the clock and frame
synchronization signals, as shown in Figure 35-7. This configuration is enabled by setting the
MSTEN and FRMEN bits to ‘1’ and the SPIFSD bit to ‘0’.
In this mode, the serial clock is output continuously at the SCK1 pin regardless of whether the
module is transmitting. When SPI1BUF is written, the SS1 pin will be driven to its active state (as
determined by the FRMPOL bit) on the appropriate transmit edge of the SCK1 clock and remain
active for one data frame. If the FRMDLY control bit (SPI1CON2<1>) is cleared, the frame
synchronization pulse precedes the data transmission, as shown in Figure 35-8. If FRMDLY is
set, the frame synchronization pulse coincides with the beginning of the data transmission, as
shown in Figure 35-9. The module starts transmitting data on the next transmit edge of the SCK1.
Write to SPI1BUF
SDO1
SCK1
SCK1
SDO1
SCK1
SCK1
SDI1
SDI1
SS1
SS1
SS1
SS1
dsPIC30F
Write to SPI1BUF
SDO1
SCK1
SDI1
SS1
Pulse Generated at SS1
Frame Synchronization
Pulse
Serial Clock
bit 15
bit 15
bit 15
bit 15
SDI1
SDO1
SCK1
SS1
bit 14
bit 14
bit 14
bit 14
Pulse Generated by SS1;
Receive Samples at SDI1
Receive Samples at SDI1
PROCESSOR 2
bit 13
bit 13
bit 13
bit 13
bit 12
bit 12
bit 12
bit 12
DS70272B-page 35-17
35