MC9S12XDT512MAA Freescale Semiconductor, MC9S12XDT512MAA Datasheet - Page 1043

IC MCU 512K FLASH 80-QFP

MC9S12XDT512MAA

Manufacturer Part Number
MC9S12XDT512MAA
Description
IC MCU 512K FLASH 80-QFP
Manufacturer
Freescale Semiconductor
Series
HCS12r
Datasheet

Specifications of MC9S12XDT512MAA

Core Processor
HCS12X
Core Size
16-Bit
Speed
80MHz
Connectivity
CAN, EBI/EMI, I²C, IrDA, LIN, SCI, SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
59
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Eeprom Size
4K x 8
Ram Size
20K x 8
Voltage - Supply (vcc/vdd)
2.35 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
80-QFP
Processor Series
S12XD
Core
HCS12
Data Bus Width
16 bit
Data Ram Size
32 KB
Interface Type
CAN/I2C/SCI/SPI
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
59
Number Of Timers
12
Operating Supply Voltage
0 V to 5.5 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
3rd Party Development Tools
EWHCS12
Development Tools By Supplier
EVB9S12XDP512E
Minimum Operating Temperature
- 40 C
On-chip Adc
8-ch x 10-bit
Package
80PQFP
Family Name
HCS12
Maximum Speed
40 MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12XDT512MAA
Manufacturer:
FREESCALE
Quantity:
2 546
Part Number:
MC9S12XDT512MAA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12XDT512MAA
Manufacturer:
FREESCALE
Quantity:
2 546
All bits read 0 and are not writable.
25.3.2.4
The ECNFG register enables the EEPROM interrupts.
CBEIE and CCIE bits are readable and writable while all remaining bits read 0 and are not writable.
Freescale Semiconductor
Reset
Reset
CBEIE
Field
CCIE
7
6
W
W
R
R
CBEIE
Command Buffer Empty Interrupt Enable — The CBEIE bit enables an interrupt in case of an empty command
buffer in the EEPROM module.
0 Command Buffer Empty interrupt disabled.
1 An interrupt will be requested whenever the CBEIF flag (see
Command Complete Interrupt Enable — The CCIE bit enables an interrupt in case all commands have been
completed in the EEPROM module.
0 Command Complete interrupt disabled.
1 An interrupt will be requested whenever the CCIF flag (see
EEPROM Configuration Register (ECNFG)
0
0
0
7
7
(ESTAT)”) is set.
(ESTAT)”) is set.
= Unimplemented or Reserved
= Unimplemented or Reserved
CCIE
Figure 25-7. EEPROM Configuration Register (ECNFG)
0
0
0
6
6
Table 25-3. ECNFG Field Descriptions
MC9S12XDP512 Data Sheet, Rev. 2.21
0
0
0
0
5
5
Figure 25-6. RESERVED2
0
0
0
0
4
4
Description
Chapter 25 2 Kbyte EEPROM Module (S12XEETX2KV1)
0
0
0
0
3
3
Section 25.3.2.6, “EEPROM Status Register
Section 25.3.2.6, “EEPROM Status Register
0
0
0
0
2
2
0
0
0
0
1
1
0
0
0
0
0
0
1045

Related parts for MC9S12XDT512MAA