HD64F3664FPV Renesas Electronics America, HD64F3664FPV Datasheet - Page 268

IC H8/3664 MCU FLASH 32K 64LQFP

HD64F3664FPV

Manufacturer Part Number
HD64F3664FPV
Description
IC H8/3664 MCU FLASH 32K 64LQFP
Manufacturer
Renesas Electronics America
Series
H8® H8/300H Tinyr
Datasheets

Specifications of HD64F3664FPV

Core Size
16-Bit
Program Memory Size
32KB (32K x 8)
Oscillator Type
External
Core Processor
H8/300H
Speed
16MHz
Connectivity
I²C, SCI
Peripherals
PWM, WDT
Number Of I /o
29
Program Memory Type
FLASH
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 8x10b
Operating Temperature
-20°C ~ 75°C
Package / Case
64-LQFP
No. Of I/o's
29
Ram Memory Size
2KB
Cpu Speed
16MHz
No. Of Timers
4
Digital Ic Case Style
LQFP
Supply Voltage
RoHS Compliant
Controller Family/series
H8/300H
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F3664FPV
Manufacturer:
MURATA
Quantity:
34 000
Part Number:
HD64F3664FPV
Manufacturer:
HD
Quantity:
465
Part Number:
HD64F3664FPV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3664FPV
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD64F3664FPV
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD64F3664FPV
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD64F3664FPV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD64F3664FPV
0
14. Clear the BBSY bit and SCP bit to 0. This changes SDA from low to high when SCL is high,
Rev. 5.00, 03/04, page 240 of 388
(master output)
(master output)
(slave output)
User processing
User processing
(master output)
(master output)
(slave output)
and generates the stop condition.
SDA
SCL
SDA
ICDR
IRTR
IRIC
SDA
SCL
SDA
Master tansmit mode
ICDR
IRTR
IRIC
Data 2
[1] TRS cleared to 0
Bit 0
Figure 15.6 Master Receive Mode Operation Timing Example (1)
Figure 15.6 Master Receive Mode Operation Timing Example (2)
8
9
A
WAIT set to 1
ACKB cleared to 0
[9] IRIC clearance
Data 1
[8]
Master receive mode
A
[2] ICDR read
Bit 7
[5]
9
1
(dummy read)
[6] ICDR read
(Data 2)
Bit 6
Bit 7
(MLS = ACKB = 0, WAIT = 1)
(MLS = ACKB = 0, WAIT = 1)
2
1
Bit 5
Bit 6
3
[2] IRIC clearance
2
Data 1
Bit 4
4
Bit 5
[7] IRIC clearance
3
Bit 3
5
Data 3
Bit 4
Data 2
4
Bit 2
6
Bit 3
5
Bit 1
7
Bit 2
Bit 0
6
8
[4] IRIC clearance
[3]
Bit 1
7
[9] IRIC clearance
A
Bit 0
8
9
[5]
[8]
[6] ICDR read
Bit 7
Data 1
(Data 1)
1
[6] ICDR read
A
Bit 6
(Data 3)
2
Data 2
[7] IRIC clearance
Bit 5
[5]
9
Data 3
3
[7] IRIC clearance
Bit 7
Bit 4
1
4
Data 4
Bit 3
Bit 6
5
2

Related parts for HD64F3664FPV