AT91SAM7S16-MU Atmel, AT91SAM7S16-MU Datasheet - Page 408

MCU ARM 16K HI SPD FLASH 48-QFN

AT91SAM7S16-MU

Manufacturer Part Number
AT91SAM7S16-MU
Description
MCU ARM 16K HI SPD FLASH 48-QFN
Manufacturer
Atmel
Series
AT91SAMr
Datasheets

Specifications of AT91SAM7S16-MU

Core Processor
ARM7
Core Size
16/32-Bit
Speed
55MHz
Connectivity
I²C, SPI, SSC, UART/USART
Peripherals
Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number Of I /o
21
Program Memory Size
16KB (16K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
1.65 V ~ 1.95 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
48-QFN Exposed Pad
For Use With
AT91SAM-ICE - EMULATOR FOR AT91 ARM7/ARM9AT91SAM7S-EK - KIT EVAL FOR ARM AT91SAM7S
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Figure 32-3. SSC Functional Block Diagram
32.6.1
408
AT91SAM7S Series Preliminary
Clock Management
APB
MCK
PDC
Interface
Divider
Clock
User
The transmitter clock can be generated by:
The receiver clock can be generated by:
Furthermore, the transmitter block can generate an external clock on the TK I/O pad, and the
receiver block can generate an external clock on the RK I/O pad.
This allows the SSC to support many Master and Slave Mode data transfers.
• an external clock received on the TK I/O pad
• the receiver clock
• the internal clock divider
• an external clock received on the RK I/O pad
• the transmitter clock
• the internal clock divider
Interrupt Control
AIC
TF
RF
TX Clock
RF
TF
TK Input
RK Input
RX clock
Selector
Selector
Start
Start
TX PDC
RX PDC
Load Shift
Load Shift
Transmitter
Transmit Clock
Receive Clock
Controller
Controller
Receiver
Transmit Holding
Receive Holding
Register
Register
Transmit Shift Register
Receive Shift Register
RX Clock
TX clock
Holding Register
Holding Register
Transmit Sync
Receive Sync
Clock Output
Clock Output
Frame Sync
Frame Sync
Controller
Controller
Controller
Controller
6175K–ATARM–30-Aug-10
TK
RD
TD
RK
RF
TF

Related parts for AT91SAM7S16-MU