TOOLSTICK542PP Silicon Laboratories Inc, TOOLSTICK542PP Datasheet - Page 233

• Manufacturer Part Number: TOOLSTICK542PP
• Description: PLATFORM PROG TOOLSTICK F542
• Manufacturer: Silicon Laboratories Inc
• Series: ToolStickr
• Type: Microcontroller Programmerr

Specifications of TOOLSTICK542PP

• Contents: 2 Boards and USB Connecting Cable
• Processor To Be Evaluated: C8051F542
• Interface Type: USB
• Operating Supply Voltage: 2.7 V to 3.6 V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With/related Products: C8051F542
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 336-1718

SFR Definition 23.2. TCON: Timer Control
SFR Address = 0x88; Bit-Addressable; SFR Page = All Pages
Name
Reset
Bit
Type
7
6
5
4
3
2
1
0
Bit
Name
TR1
TR0
TF1
TF0
IE1
IE0
IT1
IT0
R/W
TF1
7
0
Timer 1 Overflow Flag.
Set to 1 by hardware when Timer 1 overflows. This flag can be cleared by software
but is automatically cleared when the CPU vectors to the Timer 1 interrupt service
routine.
Timer 1 Run Control.
Timer 1 is enabled by setting this bit to 1.
Timer 0 Overflow Flag.
Set to 1 by hardware when Timer 0 overflows. This flag can be cleared by software
but is automatically cleared when the CPU vectors to the Timer 0 interrupt service
routine.
Timer 0 Run Control.
Timer 0 is enabled by setting this bit to 1.
External Interrupt 1.
This flag is set by hardware when an edge/level of type defined by IT1 is detected. It
can be cleared by software but is automatically cleared when the CPU vectors to the
External Interrupt 1 service routine in edge-triggered mode.
Interrupt 1 Type Select.
This bit selects whether the configured INT1 interrupt will be edge or level sensitive.
INT1 is configured active low or high by the IN1PL bit in the IT01CF register (see
SFR Definition 13.7).
0: INT1 is level triggered.
1: INT1 is edge triggered.
External Interrupt 0.
This flag is set by hardware when an edge/level of type defined by IT1 is detected. It
can be cleared by software but is automatically cleared when the CPU vectors to the
External Interrupt 0 service routine in edge-triggered mode.
Interrupt 0 Type Select.
This bit selects whether the configured INT0 interrupt will be edge or level sensitive.
INT0 is configured active low or high by the IN0PL bit in register IT01CF (see SFR
Definition 13.7).
0: INT0 is level triggered.
1: INT0 is edge triggered.
R/W
TR1
6
0
R/W
TF0
5
0
TR0
R/W
Rev. 1.1
4
0
Function
R/W
IE1
3
0
R/W
IT1
2
0
C8051F54x
R/W
IE0
1
0
R/W
IT0
0
0
233