ADE7753ARSZ Analog Devices Inc, ADE7753ARSZ Datasheet - Page 20

• Manufacturer Part Number: ADE7753ARSZ
• Description: IC ENERGY METERING 1PHASE 20SSOP
• Manufacturer: Analog Devices Inc

Specifications of ADE7753ARSZ

• Input Impedance: 390 KOhm
• Measurement Error: 0.1%
• Voltage - I/o High: 2.4V
• Voltage - I/o Low: 0.8V
• Current - Supply: 3mA
• Voltage - Supply: 4.75 V ~ 5.25 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 20-SSOP (0.200", 5.30mm Width)
• Meter Type: Single Phase
• Ic Function: Single-Phase Multifunction Metering IC
• Supply Voltage Range: 4.75V To 5.25V
• Operating Temperature Range: -40°C To +85°C
• Digital Ic Case Style: SSOP
• No. Of Pins: 20
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: EVAL-ADE7753ZEB - BOARD EVALUATION AD7753
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

ADE7753
ADE7753 INTERRUPTS
ADE7753 interrupts are managed through the interrupt status
register (STATUS[15:0]) and the interrupt enable register
(IRQEN[15:0]). When an interrupt event occurs in the ADE7753,
the corresponding flag in the status register is set to Logic 1—
see the Interrupt Status Register section. If the enable bit for this
interrupt in the interrupt enable register is Logic 1, then the
IRQ logic output goes active low. The flag bits in the status
register are set irrespective of the state of the enable bits.
To determine the source of the interrupt, the system master
(MCU) should perform a read from the status register with
reset (RSTSTATUS[15:0]). This is achieved by carrying out a
read from Address 0x0C. The IRQ output goes logic high on
completion of the interrupt status register read command—see
the Interrupt Timing section. When carrying out a read with
reset, the ADE7753 is designed to ensure that no interrupt
events are missed. If an interrupt event occurs just as the status
register is being read, the event is not lost and the IRQ logic
output is guaranteed to go high for the duration of the interrupt
status register data transfer before going logic low again to
indicate the pending interrupt. See the next section for a more
detailed description.
SEQUENCE
PROGRAM
DOUT
SCLK
IRQ
DIN
MCU
CS
IRQ
t
1
t
JUMP
1
ISR
TO
0
READ STATUS REGISTER COMMAND
0
INTERRUPT
MASK SET
GLOBAL
0
0
CLEAR MCU
INTERRUPT
Figure 45. ADE7753 Interrupt Management
FLAG
0
Figure 46. ADE7753 Interrupt Timing
1
Rev. A | Page 20 of 60
STATUS WITH
RESET (0x05)
0
READ
t
2
1
t
t
9
11
Using the ADE7753 Interrupts with an MCU
Figure 46 shows a timing diagram with a suggested implemen-
tation of ADE7753 interrupt management using an MCU. At
time t
interrupt events have occurred in the ADE7753. The IRQ logic
output should be tied to a negative edge-triggered external
interrupt on the MCU. On detection of the negative edge, the
MCU should be configured to start executing its interrupt
service routine (ISR). On entering the ISR, all interrupts should
be disabled by using the global interrupt enable bit. At this
point, the MCU external interrupt flag can be cleared to capture
interrupt events that occur during the current ISR. When the
MCU interrupt flag is cleared, a read from the status register
with reset is carried out. This causes the IRQ line to be reset
logic high (t
register contents are used to determine the source of the
interrupt(s) and therefore the appropriate action to be taken. If
a subsequent interrupt event occurs during the ISR, that event is
recorded by the MCU external interrupt flag being set again (t
On returning from the ISR, the global interrupt mask is cleared
(same instruction cycle), and the external interrupt flag causes
the MCU to jump to its ISR once a gain. This ensures that the
MCU does not miss any external interrupts.
(BASED ON STATUS CONTENTS)
DB7
1
, the
ISR ACTION
IRQ
STATUS REGISTER CONTENTS
2
)—see the Interrupt Timing section. The status
line goes active low indicating that one or more
t
3
t
11
DB0
GLOBAL INTERRUPT
MASK RESET
ISR RETURN
MCU
INTERRUPT
FLAG SET
DB7
DB0
02875-0-045
JUMP
02875-0-044
ISR
TO
3
).