PSD834F2-70J STMicroelectronics, PSD834F2-70J Datasheet - Page 40

IC FLASH 2MBIT 70NS 52PLCC

PSD834F2-70J

Manufacturer Part Number
PSD834F2-70J
Description
IC FLASH 2MBIT 70NS 52PLCC
Manufacturer
STMicroelectronics
Datasheet

Specifications of PSD834F2-70J

Format - Memory
FLASH
Memory Type
FLASH
Memory Size
2M (256K x 8)
Speed
70ns
Interface
Parallel
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Package / Case
52-PLCC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-2004-5

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PSD834F2-70J
Manufacturer:
WSI
Quantity:
409
Part Number:
PSD834F2-70J
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
PSD834F2-70J
Manufacturer:
ST
0
Part Number:
PSD834F2-70JI
Manufacturer:
STM
Quantity:
1 496
Part Number:
PSD834F2-70JI
Manufacturer:
ST
0
PSD813F2V, PSD854F2V
Input Macrocells (IMC)
The CPLD has 24 Input Macrocells (IMC), one for
each pin on Ports A, B, and C. The architecture of
the Input Macrocells (IMC) is shown in
17., page
vidually configurable, and can be used as a latch,
register, or to pass incoming Port signals prior to
driving them onto the PLD input bus. The outputs
of the Input Macrocells (IMC) can be read by the
MCU through the internal data bus.
The enable for the latch and clock for the register
are driven by a multiplexer whose inputs are a
product term from the CPLD AND Array or the
MCU Address Strobe (ALE/AS). Each product
term output is used to latch or clock four Input
Macrocells (IMC). Port inputs 3-0 can be con-
trolled by one product term and 7-4 by another.
Configurations for the Input Macrocells (IMC) are
specified by equations written in PSDabel (see Ap-
plication Note AN1171). Outputs of the Input Mac-
rocells (IMC) can be read by the MCU via the IMC
buffer.
PORTS, page
40/109
41. The Input Macrocells (IMC) are indi-
See
51.
the
section
entitled
Doc ID 10552 Rev 3
Figure
I/O
Input Macrocells (IMC) can use Address Strobe
(ALE/AS, PD0) to latch address bits higher than
A15. Any latched addresses are routed to the
PLDs as inputs.
Input Macrocells (IMC) are particularly useful with
handshaking communication applications where
two processors pass data back and forth through
a common mailbox.
typical configuration where the Master MCU writes
to the Port A Data Out Register. This, in turn, can
be read by the Slave MCU via the activation of the
“Slave-Read” output enable product term.
The Slave can also write to the Port A Input Mac-
rocells (IMC) and the Master can then read the In-
put Macrocells (IMC) directly.
Note that the “Slave-Read” and “Slave-Wr” signals
are product terms that are derived from the Slave
MCU inputs Read Strobe (RD, CNTL1), Write
Strobe (WR, CNTL0), and Slave_CS.
Figure 18., page 42
shows a

Related parts for PSD834F2-70J