MAX9273GTL+ Maxim Integrated, MAX9273GTL+ Datasheet - Page 23

• Manufacturer Part Number: MAX9273GTL+
• Description: Serializers & Deserializers - Serdes 1.5Gbps 22-bit Coax/STP serializer
• Manufacturer: Maxim Integrated
• Type: Serializerr

Specifications of MAX9273GTL+

• Rohs: yes
• Data Rate: 1.5 Gbit/s
• Input Type: CMOS/LVCMOS
• Output Type: CML
• Number Of Inputs: 22
• Number Of Outputs: 1
• Operating Supply Voltage: 1.7 V to 3.6 V
• Operating Temperature Range: - 40 C to + 105 C
• Package / Case: TQFN-40 EP
• Maximum Operating Temperature: + 105 C
• Minimum Operating Temperature: - 40 C
• Mounting Style: SMD/SMT

Figure 16. Double-Input Waveform (Latch on Rising Edge of PCLKIN Selected)
The serializer uses differential CML signaling to drive
twisted-pair cable and single-ended CML to drive coaxial
cable. The output amplitude is programmable.
Input data is scrambled and then 8b/10b coded. The
deserializer recovers the embedded serial clock, then
samples, decodes, and descrambles the data. In 24-bit
or 32-bit mode, 22 or 30 bits contain the video data
and/or error correction bits, if used. The 23rd or 31st bit
carries the forward control-channel data. The last bit is
the parity bit of the previous 23 or 31 bits
The serializer uses the reverse control channel to receive
I
opposite direction of the video stream. The reverse
control channel and forward video data coexist on
the same serial cable forming a bidirectional link. The
reverse control channel operates independently from the
forward control channel. The reverse control channel is
available 2ms after power-up. The serializer temporarily
disables the reverse control channel for 350Fs after start-
ing/stopping the forward serial link.
The serializer/deserializer use DRS, DBL, and BWS to set
the PCLKIN frequency range
a PCLKIN frequency range of 6.25MHz to 12.5MHz (32-
bit, single-input mode) or 8.33MHz to 16.66MHz (24-bit,
single-input mode). Set DRS = 0 for normal operation.
It is not recommended to use double-input mode when
DRS = 1.
Maxim Integrated
2
C/UART and GPO signals from the deserializer in the
DIN0–DIN10
DIN0–DIN14
LATCH A
LATCH B
PCLKIN
Serial Link Signaling and Data Format
÷ 2
OR
FIRST WORD
Reverse Control Channel
(Table
Data-Rate Selection
FIRST WORD
22-Bit GMSL Serializer with Coax or
3). Set DRS = 1 for
SECOND WORD
(Figure
17).
The control channel is available for the FC to send and
receive control data over the serial link simultaneously
with the high-speed data. The FC controls the link from
either the serializer or deserializer side. The control chan-
nel between the FC and serializer or deserializer runs in
base mode or bypass mode, according to the mode-
selection (MS) input of the device connected to the FC.
Base mode is a half-duplex control channel and bypass
mode is a full-duplex control channel.
In base mode, the FC is the host and can access the
registers of both the serializer and deserializer from
either side of the link using the GMSL UART protocol.
The FC can also program the peripherals on the remote
side by sending the UART packets to the serializer or
deserializer, with the UART packets converted to I
by the device on the remote side of the link. The FC
communicates with a UART peripheral in base mode
(through INTTYPE register settings), using the half-duplex
default GMSL UART protocol of the serializer/deserial-
izer. The device addresses of the serializer/deserializer in
base mode are programmable. The default value is 0x80
for the serializer and 0x90 for the deserializer.
When the peripheral interface is I
deserializer convert UART packets to I
device addresses different from those of the serializer or
deserializer. The converted I
original UART bit rate.
Control Channel and Register Programming
THIRD WORD
FIRST AND SECOND WORD
STP Cable Drive
THIRD WORD
2
FOURTH WORD
C bit rate is the same as the
MAX9273
UART Interface
2
C, the serializer/
THIRD AND FOURTH WORD
2
C that have
2
23
C