XR16C850CM EXAR [Exar Corporation], XR16C850CM Datasheet - Page 4

• Manufacturer Part Number: XR16C850CM
• Description: 2.97V TO 5.5V UART WITH 128-BYTE FIFO
• Manufacturer: EXAR [Exar Corporation]

XR16C850
2.97V TO 5.5V UART WITH 128-BYTE FIFO
RXRDY#
BUS8/16
TXRDY#
CLKSEL
RCLK
N
CS2#
CS0
CS1
AS#
D10
D11
D12
INT
AME
44-P
PLCC
14
15
16
33
32
27
28
10
-
-
-
-
-
IN
48-P
TQFP
10
11
30
29
23
24
48
22
25
13
9
1
5
IN
T
YPE
O
O
O
O
I
I
I
I
I
I
I
Chip Select 0 input (active high). This input selects the XR16C850 device. If CS1 or
CS2# is used as the chip select then this pin must be connected to VCC. During
PC Mode, this pin becomes A5. Caution:
PAGE 7.
Chip Select 1 input (active high). This input selects the XR16C850 device. If CS0 or
CS2# is used as the chip select then this pin must be connected to VCC. During
PC Mode, this pin becomes A6. Caution:
PAGE 7.
Chip Select 2 input (active low). This input selects the XR16C850 device. If CS0 or
CS1 is used as the chip select then this pin must be connected to GND. During PC
Mode, this pin becomes A7. Caution:
Interrupt Output. This output becomes active whenever the transmitter, receiver,
line and/or modem status register has an active condition and is enabled by IER.
See interrupt section for more details. During PC mode, this pin becomes IRQA.
Receive Ready (active low). A logic 0 indicates receive data ready status, i.e. the
RHR is full or the FIFO has one or more RX characters available for unloading. For
details, see
Transmit Ready (active low). Buffer ready status is indicated by a logic 0, i.e. at
least one location is empty and available in the FIFO or THR. For details, see
Table 2
Address Strobe input (active low). In the Intel bus mode, the leading-edge transition
of AS# latches the chip selects (CS0, CS1, CS2#) and the address lines A0, A1
and A2. This input is used when the address lines are not stable for the duration of
a read or write operation. In devices with top mark date code of "F2 YYWW" and
newer, the address bus is latched even if this input is not used. These devices fea-
ture a ’0 ns’ address hold time.
this input can be permanently tied to GND. During PC Mode, this pin becomes
AEN#.
High order data bus. When BUS8/16 is selected as 16 bit data bus mode (BUS8/16
is grounded), RX data errors (break, parity, framing) can be read via these pins.
D10 = Parity, D11 = Framing, and D12 = Break. When BUS8/16 is selected as 8 bit
data bus mode (BUS8/16 is at VCC), D10 and D11 are inactive and D12 becomes
DDIS#. During PC Mode, D10 and D11 are inactive and D12 becomes LPT2#.
8 or 16 Bit Bus select. For normal 8 bit operation, this pin should be connected to
VCC or left open. To select 16 bit bus mode, this pin should be connected to GND.
When 16 bit bus mode is enabled, DDIS# becomes D12. 16 bit bus mode is not
available for PC Mode. Only RX data error will be provided during this operation.
This pin has an internal pull-up resistor.
Clock Select. The div-by-1 or div-by-4 pre-scaleable clock is selected by this pin.
The div-by-1 clock is selected when CLKSEL is connected to VCC or the div-by-4
is selected when CLKSEL is connected to GND. MCR bit-7 can override the state
of this pin following reset or initialization (see MCR bit-7). This pin is not available
on 40 and 44 pin packages which provide MCR bit-7 selection only. This pin has
an internal pull-up resistor.
This input is used as external 16X clock input to the receiver section. If not used,
connect the -BAUDOUT pin to this input externally. During PC Mode, this pin
becomes S2.
. During PC Mode, this pin becomes IRQC.
Table 2
. During PC Mode, this pin becomes IRQB.
4
See “AC Electrical Characteristics”
D
ESCRIPTION
SEE”FACTORY TEST MODE” ON PAGE 7.
SEE”FACTORY TEST MODE” ON
SEE”FACTORY TEST MODE” ON
xr
. If not required,
REV. 2.3.1