TMC22151AKHC CADEKA [Cadeka Microcircuits LLC.], TMC22151AKHC Datasheet - Page 7

• Manufacturer Part Number: TMC22151AKHC
• Description: Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit
• Manufacturer: CADEKA [Cadeka Microcircuits LLC.]

PRODUCT SPECIFICATION
Pin Descriptions
REV. 1.0.0 2/4/03
Pin Name
DREF
FID
D
A
CS
R/W
RESET
SER
SDA
SCL
SA
Power Supply
V
GND
P Interface
1-0
DD
7-0
2-0
2-0
45, 44, 43, 42,
46, 57, 64, 76,
41, 38, 37, 36
5, 17, 29, 40,
4, 16, 28, 39,
Pin Number
33, 32, 31
56, 55, 54
47, 65, 91
63, 62
90, 92
30
60
61
51
53
58
59
(cont.)
Value
R-Bus
R-Bus
0.0 V
+5 V
TTL
TTL
TTL
TTL
TTL
TTL
TTL
TTL
TTL
Pin Function Description
Decoder reference signal. This is a dual function pin, controlled by
register 24, that can function as an active video output indicator or
output as a clamp pulse. When set to the active video output function,
the DREF pin is HIGH during the video portion of each line and LOW
during the horizontal and vertical blanking levels. When set to output a
clamp pulse, the clamp pulse is controlled by register 24 and 25
allowing a user to program when a 0.5 Sec pulse is output relative to
HSYNC.
Field identification output. A 3 bit field ident from the DRS signal.
Parallel control port data I/O. All control parameters are loaded into
and read back over this 8 bit data port.
Parallel control port address inputs. These pins govern whether the
microprocessor interface selects a table/register address or reads/
writes table/register contents.
Parallel control port chip select. When CS is high the microprocessor
interface port, D
is LOW, the microprocessor can read or write parameters over D
Parallel control port read/write control. When R/W and CS are LOW,
the microprocessor can write to the control registers or XLUT over
D
any selected XLUT address or control register over D
Chip master reset. Bringing RESET LOW sets the software reset
control bit, SRESET, LOW and disables the digital outputs. If HRESET
is LOW the decoder outputs remain disabled after RESET goes HIGH
until the SRESET bit is set high by the host. If HRESET is HIGH when
RESET goes HIGH the decoder the internal state machines are
enabled.
Serial/parallel interface select. This pin will select between a parallel
(HIGH) or serial (LOW) interface port.
Serial data interface. Bi-directional serial interface to the control port.
Serial interface clock.
Serial Address. Three bits providing the lsbs of the serial chip ID used
to identify the decoder.
Power Supply. Positive power supply for digital circuits, +5V.
Ground. Ground for digital circuits, 0V.
7-0
. When R/W is HIGH and CS is LOW, it can read the contents of
7-0
, is set to HIGH impedance and ignored. When CS
7-0
.
TMC22x5yA
7-0
.
7