PI7C21P100NH PERICOM [Pericom Semiconductor Corporation], PI7C21P100NH Datasheet - Page 57

no-image

PI7C21P100NH

Manufacturer Part Number
PI7C21P100NH
Description
2-PORT PCI-X BRIDGE
Manufacturer
PERICOM [Pericom Semiconductor Corporation]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PI7C21P100NH
Manufacturer:
PHILIPS
Quantity:
186
Part Number:
PI7C21P100NHE
Manufacturer:
IDT
Quantity:
1 831
Part Number:
PI7C21P100NHE
Manufacturer:
PERICOM
Quantity:
20 000
8.1.45
8.1.46
8.1.47
DISCARD TIMER CONTROL REGISTER – OFFSET 68h
RETRY AND TIMER STATUS REGISTER – OFFSET 6Ch
OPAQUE MEMORY ENABLE REGISTER – OFFSET 70h
BIT
7:4
3
2
1
0
BIT
7:4
3
2
1
0
BIT
7:1
0
FUNCTION
RESERVED
Primary Discard Timer
Short Duration
Secondary Discard
Timer Short Duration
Primary Discard Timer
Disable
Secondary Discard
Timer Disable
FUNCTION
RESERVED
Primary Discard Timer
Status
Secondary Discard
Timer Status
Primary Retry Counter
Status
Secondary Retry
Counter Status
FUNCTION
RESERVED
Opaque Memory Enable
TYPE
TYPE
TYPE
RO
RW
RW
RW
RW
RO
RW
RW
RW
RW
RO
RW
Page 57 of 77
DESCRIPTION
Reserved. Returns 0000 when read.
Primary Discard Timer Short Duration
0: Use bit[24] offset 3Ch of the bridge control register to indicate
how many PCI clocks should be allowed before the primary discard
timer expires.
1: 64 PCI clocks allowed before the discard time expires.
Reset to 0
Secondary Discard Timer Short Duration
0: Use bit[25] offset 3Ch of the bridge control register to indicate
how many PCI clocks should be allowed before the secondary
discard timer expires.
1: 64 PCI clocks allowed before the secondary discard timer expires.
Reset to 0
Primary Discard Timer Disable
0: Enable the primary discard timer in conjunction with bit[27] offset
3Ch of the bridge control register
1: Disable the primary discard timer in conjunction with bit[27]
offset 3Ch of the bridge control register
Reset to 0
Secondary Discard Timer Disable
0: Enable the secondary discard timer in conjunction with bit[27]
offset 3Ch of the bridge control register
1: Disable the secondary discard timer in conjunction with bit[27]
offset 3Ch of the bridge control register
Reset to 0
DESCRIPTION
Reserved. Returns 0000 when read.
Primary Discard Timer Status
0: The primary discard timer has not expired since the last reset.
1: The primary discard timer has expired since the last reset.
Reset to 0
Secondary Discard Timer Status
0: The secondary discard timer has not expired since the last reset.
1: The secondary discard timer has expired since the last reset.
Reset to 0
Primary Retry Counter Status
0: The primary retry counter has not expired since the last request.
1: The primary retry counter has expired since the last request.
Reset to 0.
Secondary Retry Counter Status
0: The secondary retry counter has not expired since the last request.
1: The secondary retry counter has expired since the last request.
Reset to 0.
DESCRIPTION
Reserved. Returns 0000000 when read.
Opaque Memory Enable
0: Disable the opaque memory address range if OPAQUE_EN=0.
1: Enable the opaque memory address range if OPAQUE_EN=1.
Reset to the value of OPAQUE_EN during reset.
ADVANCE INFORMATION
June 10, 2005 Revision 1.06
2-PORT PCI-X BRIDGE
PI7C21P100

Related parts for PI7C21P100NH