ht82a821r Holtek Semiconductor Inc., ht82a821r Datasheet - Page 18

• Manufacturer Part Number: ht82a821r
• Description: Ht82a821r -- Usb Audio Mcu
• Manufacturer: Holtek Semiconductor Inc.

MISC register combines a command and status to control desired endpoint FIFO action and to show the status of
wanted endpoint FIFO. The MISC will be cleared by USB reset signal.
Rev. 1.10
Bit No.
Bit No.
0
1
2
3
4
5
6
7
0
1
2
3
4
5
6
7
REQUEST
SETCMD
ISOEN-
READY
CLEAR
CRCF
Label
ASET
Label
LEN0
ERR
OUT
NAK
EOT
NMI
TX
IN
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R
R
R
R
R
R
Power-on
Power-on
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
USB MISC (26H) Register
This bit is used to configure the SIE automatically change the device ad-
dress by the value stored in the AWR register. When this bit is set to 1
by firmware, the SIE will update the device address by the value stored
in the AWR register after PC host is successfully read the data from de-
vice by IN operation. Otherwise, when this bit is cleared to 0 , the SIE
will update the device address immediately after an address is written to
the AWR register. So, in order to work properly, firmware has to clear
this bit after next valid SETUP token is received.
This bit is used to indicate there are some errors occurred during the
FIFO0 is accessed. This bit is set by SIE and should be cleared by firm-
ware.
This bit is used to indicate there are OUT token (except the OUT zero
length token) has been received. The firmware clears this bit after the
OUT data has been read. Also, this bit will be cleared by SIE after the
next valid SETUP token is received.
This bit is used to indicate the current USB receiving signal from PC host
is IN token.
This bit is used to indicate the SIE is transmitted NAK signal to host in re-
sponse to PC host IN or OUT token.
Error condition failure flag include CRC, PID, no integrate token error,
CRCF will be set by hardware and the CRCF need to be cleared by firm-
ware.
Token package active flag, low active.
NAK token interrupt mask flag. If this bit set, when device sent a NAK to-
ken to host, the interrupt will not happen. Otherwise when this bit is
cleared, device sent a NAK token to host will enter the interrupt
sub-routine.
After setting others status of desired one, FIFO can be requested by set-
ting this bit high active. After work has been done, this bit must be set
low.
To represent the direction and transition end MCU accesses, When be-
ing set logic 1, MCU wants to write data to FIFO. After the work being
done, this bit must be set logic 0 before terminating request to represent
transition end. For reading action, this bit must be set logic 0 to represent
MCU want to read and must be set logic 1 after the work done.
To represent MCU clear requested FIFO, even the FIFO is not ready. Af-
ter clearing the FIFO, USB interface will send force_tx_err to tell Host
that data under-run if Host want to read data.
Undefined bit, read as 0 .
To enable the isochronous pipe interrupt.
To show that the data in FIFO is setup command. This bit will last this
state until next one entering the FIFO.
To tell that the desired FIFO is ready to work.
To tell that host sent a 0-sized packet to MCU. This bit must be cleared
by read action to corresponding FIFO.
SIES (25H) Register
18
Functions
Functions
HT82A821R
June 29, 2007