CY28439 SpectraLinear, CY28439 Datasheet - Page 7

no-image

CY28439

Manufacturer Part Number
CY28439
Description
Clock Generator
Manufacturer
SpectraLinear
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY284390XC
Manufacturer:
CY
Quantity:
96
Part Number:
CY284390XC
Manufacturer:
PHILIPS
Quantity:
113
Part Number:
CY284390XC-2
Manufacturer:
CY
Quantity:
126
Part Number:
CY28439ZXC
Manufacturer:
CY
Quantity:
10
Part Number:
CY28439ZXC
Quantity:
5
Rev 1.0, November 21, 2006
Byte 6: Control Register 6
Byte 7: Vendor ID
Byte 8: Control Register 8
Bit
Bit
Bit
1
7
6
5
4
3
2
1
0
7
6
5
4
3
2
0
7
6
5
4
3
2
1
0
@Pup
@Pup
@Pup
HW
HW
HW
HW
0
0
1
1
0
0
0
0
1
0
0
0
0
0
0
0
0
1
1
0
PCI, PCIF and SRC clock
outputs except those set
Revision Code Bit 3
Revision Code Bit 2
Revision Code Bit 1
Revision Code Bit 0
CPU_DWN_SS
Vendor ID Bit 3
Vendor ID Bit 2
Vendor ID Bit 1
Vendor ID Bit 0
SRC_SS_OFF
to free running
TEST_MODE
RESERVED
RESERVED
TEST_SEL
CPU_SS
SRC_SS
Name
Name
FS_D
FS_C
Name
FS_B
FS_A
USB
REF
PCI
Test Clock Mode Entry Control
REF/N or Tri-state Select
0 = Tri-state, 1 = REF/N Clock
0 = Normal operation, 1 = REF/N or Tri-state mode
FS_D reflects the value of the FS_D pin sampled on power-up.
0 = FS_D was low during VTT_PWRGD# assertion
REF Output Drive Strength
0 = High, 1 = Low
SW PCI_STP# Function
0=SW PCI_STP# assert, 1= SW PCI_STP# deassert
When this bit is set to 0, all STOPPABLE PCI, PCIF and SRC outputs will
be stopped in a synchronous manner with no short pulses.
When this bit is set to 1, all STOPPED PCI, PCIF and SRC outputs will
resume in a synchronous manner with no short pulses.
FS_C Reflects the value of the FS_C pin sampled on power-up
0 = FS_C was low during VTT_PWRGD# assertion
FS_B Reflects the value of the FS_B pin sampled on power-up
0 = FS_B was low during VTT_PWRGD# assertion
FS_A Reflects the value of the FS_A pin sampled on power-up
0 = FS_A was low during VTT_PWRGD# assertion
Revision Code Bit 3
Revision Code Bit 2
Revision Code Bit 1
Revision Code Bit 0
Vendor ID Bit 3
Vendor ID Bit 2
Vendor ID Bit 1
Vendor ID Bit 0
Spread Selection for CPU PLL
0: –0.5% (peak to peak)
1: –1.0% (peak to peak)
Spread Selection for CPU PLL
0: Down spread.
1: Center spread
SRC Spread Spectrum Enable
0 = Spread off, 1 = Spread on
Spread Selection for SRC PLL
0: –0.5% (peak to peak)
1: –1.0% (peak to peak)
RESERVED, Set = 0
USB 48-MHz Output Drive Strength
0 = 2x, 1 = 1x
33-MHz Output Drive Strength
0 = 2x, 1 = 1x
RESERVED
Description
Description
Description
www.DataSheet4U.com
CY28439
Page 7 of 21

Related parts for CY28439