74ACT715 Fairchild Semiconductor, 74ACT715 Datasheet - Page 8

no-image

74ACT715

Manufacturer Part Number
74ACT715
Description
Programmable Video Sync Generator
Manufacturer
Fairchild Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74ACT715SCX
Quantity:
1 294
www.fairchildsemi.com
RS170 Vertical Data
RS170 Default Register Values
The tables below show the values programmed for the
RS170 Format (using a 14.31818 MHz clock signal) and
how they compare against the actual EIA RS170 Specifica-
tions. The default signals that will be output are CSYNC,
CBLANK, HDRIVE and VDRIVE. The device initially starts
RS170 Horizontal Data
VPERiod (frame)
HBLANK Width
VPERiod (field)
VBLANK Width
HDRIVE Width
VDRIVE Width
HSYNC Width
HSERR Width
VSYNC Width
HEQP Width
VEQP Intrvl
HPER iod
Signal
HFP
VFP
262.5 Lines
156 Clocks
910 Clocks
11.0 Lines
22 Clocks
68 Clocks
91 Clocks
34 Clocks
68 Clocks
525 Lines
20 Lines
REG0
REG0
REG1
REG2
REG3
REG4
REG5
REG6
REG7
REG8
REG9
REG10
REG11
REG12
REG13
REG14
REG15
REG16
REG17
REG18
Input Clock
Line Rate
Field Rate
Frame Rate
3 Lines
3 Lines
9 Lines
Width
Reg
1024
D Value H
157
910
525
410
526
911
23
91
13
41
57
19
41
92
21
0
7
1
1
09D HBLANK Pulse End Time
00D VSYNC Pulse End Time
20D Total Vertical Lines
05C Horizontal Drive End Time
000 Status Register (715)
017 HFP End Time
05B HSYNC Pulse End Time
38E Total Horizontal Clocks
029 VBLANK Pulse End Time
039 Equalization Pulse End Time
19A Serration Pulse Start Time
001 Pulse Interval Start Time
013 Pulse Interval End Time
029 Vertical Interrupt Activate Time
20E Vertical Interrupt Deactivate Time
38F Horizontal Drive Start Time
001 Vertical Drive Start Time
015 Vertical Drive End Time
400 Status Register (715-R)
007 VFP End Time
14.31818 MHz
15.73426 kHz
59.94 Hz
29.97 Hz
16.683 ms
33.367 ms
1271.12
10.895
63.556
190.67
190.67
699.12
4.749
6.356
2.375
4.749
1.536
Rate
8
s
Register Description
at the beginning of the odd field of interlace. All signals
have active low pulses and the clock is disabled at power
up. Registers 13 and 14 are not involved in the actual sig-
nal information. If the Vertical Interrupt was selected so that
a pulse indicating the active lines would be output.
69.841 ns
63.556 s
16.683 ms
33.367 ms
Period
17.15
10.00
7.47
3.74
7.47
7.62
4.20
3.63
%H
100
Specification ( s)
6 Serration Pulses
33.367 ms/Frame
0.075V
16.683 ms/Field
0.04V
0.1H 0.005H
6 EQP Pulses
9 Lines/Field
10.9 0.2
4.7 0.1
1.5 0.1
2.3 0.1
4.7 0.1
0.006V
0.005V

Related parts for 74ACT715