AD7829-1 Analog Devices, AD7829-1 Datasheet - Page 5

• Manufacturer Part Number: AD7829-1
• Description: 3 V/5 V, 2 MSPS, 8-Bit, 8-Channel ADC
• Manufacturer: Analog Devices

Specifications of AD7829-1

• Resolution (bits): 8bit
• # Chan: 8
• Sample Rate: 2MSPS
• Interface: Par
• Analog Input Type: SE-Uni
• Ain Range: 2 V p-p,2.5V p-p,Uni 2.0V,Uni 2.5V
• Adc Architecture: Flash
• Pkg Type: SOIC,SOP

TIMING CHARACTERISTICS
V
Table 2.
Parameter
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
1
2
3
4
TIMING DIAGRAM
1
2
3
4
5
6
7
8
9
10
11
12
13
POWER UP
POWER UP
Sample tested to ensure compliance.
See Figure 21, Figure 22, and Figure 23.
Measured with the load circuit of Figure 2 and defined as the time required for an output to cross 0.8 V or 2.4 V with V
output to cross 0.4 V or 2.0 V with V
Derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 2. The measured number is then extrapolated back
to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t
of the part and, as such, is independent of external bus loading capacitances.
3
REF IN/OUT
4
= 2.5 V. All specifications −40°C to +85°C, unless otherwise noted.
1, 2
5 V ± 10%
420
20
30
110
70
10
0
0
30
10
5
20
10
15
200
25
1
3 V ± 10%
420
20
30
110
70
10
0
0
30
20
5
20
10
15
200
25
1
DD
= 3 V ± 10%.
ns max
Figure 2. Load Circuit for Access Time and Bus Relinquish Time
Unit
ns min
ns min
ns max
ns min
ns max
ns min
ns min
ns min
ns max
ns min
ns max
ns min
ns min
ns min
μs typ
μs max
TO OUTPUT
Description
Conversion time
Minimum CONVST pulse width
Minimum time between the rising edge of RD and the next falling edge of convert start
EOC pulse width
RD rising edge to EOC pulse high
CS to RD setup time
CS to RD hold time
Minimum RD pulse width
Data access time after RD low
Bus relinquish time after RD high
Address setup time before the falling edge of RD
Address hold time after the falling edge of RD
Minimum time between new channel selection and convert start
Power-up time from the rising edge of CONVST using on-chip reference
Power-up time from the rising edge of CONVST using external 2.5 V reference
PIN
50pF
Rev. 0 | Page 5 of 20
C
L
200µA
200µA
I
I
OL
OH
10
, quoted in the timing characteristics is the true bus relinquish time
2.1V
DD
= 5 V ± 10%, and the time required for an
AD7829-1