AD7367 Analog Devices, AD7367 Datasheet - Page 16

• Manufacturer Part Number: AD7367
• Description: True Bipolar Input, Dual 14-Bit, 2-Channel, Simultaneous Sampling SAR ADC
• Manufacturer: Analog Devices

Specifications of AD7367

• Resolution (bits): 14bit
• # Chan: 4
• Sample Rate: 1MSPS
• Interface: Ser,SPI
• Analog Input Type: Diff-Bip,Diff-Uni,SE-Bip,SE-Uni
• Ain Range: Bip (Vref) x 2,Bip (Vref) x 4,Bip 10V,Bip 5.0V,Uni (Vref) x 4,Uni 10V
• Adc Architecture: SAR
• Pkg Type: SOP

AD7366/AD7367
THEORY OF OPERATION
CIRCUIT INFORMATION
The AD7366/AD7367 are fast, dual, 2-channel, 12-/14-bit,
bipolar input, simultaneous sampling, serial ADCs. The
AD7366/AD7367 can accept bipolar input ranges of ±10 V
and ±5 V. They can also accept a unipolar input range of 0 V to
10 V. The AD7366/AD7367 require V
for the high voltage analog input structures. These supplies must
be equal to or greater than ±11.5 V. See Table 7 for the minimum
requirements on these supplies for each analog input range. The
AD7366/AD7367 require a low voltage 4.75 V to 5.25 V AV
supply to power the ADC core.
Table 7. Reference and Supply Requirements for Each
Analog Input Range
Selected
Analog Input
Range (V)
±10
±5
0 to 10
The AD7366/AD7367 contain two on-chip, track-and-hold
amplifiers, two successive approximation ADCs, and a serial
interface with two separate data output pins. The AD7366/AD7367
are available in a 24-lead TSSOP, offering the user considerable
space-saving advantages over alternative solutions. The AD7366/
AD7367 require a CNVST signal to start conversion. On the
falling edge of CNVST
hold mode and the conversions are initiated. The BUSY signal
goes high to indicate that the conversions are taking place. The
clock source for each successive approximation ADC is provided
by an internal oscillator. The BUSY signal goes low to indicate
the end of conversion. On the falling edge of BUSY, the track-
and-hold returns to track mode. When the conversion is
finished, the serial clock input accesses data from the part.
The AD7366/AD7367 have an on-chip 2.5 V reference that can
be disabled if an external reference is preferred. If the internal
reference is to be used elsewhere in a system, the output from
D
REFSEL pin must be tied to either a high or low logic state to
select either the internal or external reference option. If the
internal reference is the preferred option, the user must tie the
REFSEL pin logic high. Alternatively, if REFSEL is tied to GND
then an external reference can be supplied to both ADCs
through the D
The analog inputs are configured as two single-ended inputs
for each ADC. The input voltage range can be selected by
programming the RANGE bits as shown in Table 8.
CAP
A and D
CAP
CAP
Reference
Voltage (V)
2.5
3.0
2.5
3.0
2.5
3.0
B must first be buffered. On power-up, the
A and D
,
both track-and-holds are placed into
CAP
B pins.
Full-Scale
Input
Range (V)
±10
±12
±5
±6
0 to 10
0 to 12
DD
and V
AV
5
5
5
5
5
5
CC
SS
(V)
dual supplies
Minimum
V
±11.5
±12
±11.5
±11.5
±11.5
±12
DD
/V
SS
CC
(V)
Rev. D | Page 16 of 28
CONVERTER OPERATION
The AD7366/AD7367 have two successive approximation
ADCs, each based around two capacitive DACs. Figure 16 and
Figure 17 show simplified schematics of an ADC in acquisition
and conversion phases. The ADC comprises control logic, a
SAR, and a capacitive DAC. In Figure 16 (the acquisition phase),
SW2 is closed and SW1 is in Position A, the comparator is held
in a balanced condition, and the sampling capacitor arrays
acquire the signal on the input.
When the ADC starts a conversion (see Figure 17), SW2 opens
and SW1 moves to Position B, causing the comparator to
become unbalanced. The control logic and the charge redis-
tribution DAC are used to add and subtract fixed amounts of
charge from the sampling capacitor to bring the comparator
back into a balanced condition. When the comparator is
balanced again, the conversion is complete. The control logic
generates the ADC output code.
ANALOG INPUTS
Each ADC in the AD7366/AD7367 has two single-ended
analog inputs. Figure 18 shows the equivalent circuit of the
analog input structure of the AD7366/AD7367. The two diodes
provide ESD protection. Care must be taken to ensure that the
analog input signals never exceed the supply rails by more than
300 mV. This causes these diodes to become forward-biased
and to start conducting current into the substrate. These diodes
can conduct up to 10 mA without causing irreversible damage
to the part. The resistors are lumped components made up of
the on resistance of the switches. The value of these resistors is
typically about 170 Ω. Capacitor C1 can primarily be attributed
to pin capacitance, while Capacitor C2 is the sampling capacitor
of the ADC. The total lumped capacitance of C1 and C2 is
approximately 9 pF for the ±10 V input range and approxi-
mately 13 pF for all other input ranges.
AGND
AGND
V
V
IN
IN
SW1
SW1
A
A
Figure 16. ADC Acquisition Phase
Figure 17. ADC Conversion Phase
B
B
SW2
SW2
COMPARATOR
COMPARATOR
CAPACITIVE
CAPACITIVE
CONTROL
CONTROL
LOGIC
LOGIC
DAC
DAC